My Inquiry
My Account
NXP Semiconductors SPC5746CK1AMMJ6R
- Part No.:
- SPC5746CK1AMMJ6R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
SPC5746CK1AMMJ6R.pdf
- Description:
- IC MCU 32BIT 3MB FLSH 256MAPPBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,007
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5746CK1AMMJ6R from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 3 MB on-chip flash, 384 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports CAN FD (8 channels), FlexRay (dual-channel), 10/100 Ethernet with AVB and IEEE 1588, and is certified to ISO 26262 ASIL-B for powertrain and chassis control applications.
For engineers reviewing the SPC5746CK1AMMJ6R datasheet, SPC5746CK1AMMJ6R pinout, SPC5746CK1AMMJ6R application, or SPC5746CK1AMMJ6R equivalent, this page delivers verified technical context, package mapping to 256-pin MAPBGA (MJ), validated pin functions, real-world use cases in safety-critical vehicle systems, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The SPC5746CK1AMMJ6R implements a tightly coupled dual-CPU architecture: the e200z4 core handles high-intensity real-time tasks (e.g., engine control algorithms) with single-precision floating-point support and VLE code compression, while the e200z2 core manages background services and communication stacks. Both cores share memory via a crossbar switch and are protected by a System Memory Protection Unit (SMPU) with 32 region descriptors.
Its safety infrastructure includes a Fault Collection and Control Unit (FCCU), hardware-level SECDED ECC across all bus masters and memory interfaces, and a Clock Monitor Unit (CMU) that validates FMPLL, FXOSC, SXOSC, FIRC, and SIRC sources. The device uses three independent HV supply domains (VDD_HV_A/B/C) and a dedicated 1.2–1.32 V LV core rail, with configurable I/O domains supporting FlexCAN, LINFlexD, and Ethernet PHY interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | 1 × 160 MHz e200z4 + 1 × 80 MHz e200z2, both with VLE encoding and Nexus Class 3+ debug |
| Memory | 3 MB on-chip flash (with 3-port controller and EEE), 384 KB SRAM across 3 ports, full end-to-end ECC coverage |
| Functional Safety | ISO 26262 ASIL-B certified; FCCU fault collection, SMPU with 32 regions, 16 semaphores for resource arbitration |
| Communication | 8 × FlexCAN3 with FD support, 2 × FlexRay 2.1 channels, 1 × ENET (MII/RMII, AVB, IEEE 1588), 4 × DSPI, 4 × I²C |
| Analog Peripherals | 1 × 10-bit ADC (68 ch), 1 × 12-bit ADC (31 ch), 3 × analog comparators, Cross Trigger Unit for timer-synchronized conversions |
| Package & Temp | 256-pin MAPBGA (MJ), -40°C to +125°C ambient operating range, qualified per AEC-Q100 Grade 0 |
| Security | HSMv2 hardware security module, PASS life-cycle management, secure boot via Boot Assist Flash (BAF) |
Pinout & Package
SPC5746CK1AMMJ6R is housed in a 256-ball MAPBGA (package code MJ), 17 mm × 17 mm, 0.8 mm pitch, RoHS-compliant, with thermal pad. Ball map conforms to NXP's MPC5746C standard layout (Rev. 6, Section 9.1), supporting configurable I/O domains for FlexCAN, LINFlexD, Ethernet, and general-purpose signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply domains | Independent 3.3 V or 5 V supplies enabling mixed-voltage I/O interfacing (e.g., 5 V CAN transceivers + 3.3 V SPI sensors) |
| VDD_LV | Core logic supply input | 1.2–1.32 V regulated input for e200z4/z2 cores; requires external decoupling per Table 9 (Clp/ulp_reg = 0.8–1.4 µF) |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal; enables FMPLL lock for 160 MHz core clock generation |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock crystal interface | Drives RTC/API and low-power wake-up timing; operates during stop modes with WKPU controller |
| ENET_MDC / ENET_MDIO | IEEE 802.3 management interface | Configures PHY registers for AVB stream reservation and IEEE 1588 timestamp synchronization |
| FLEXRAY_A_TX / FLEXRAY_A_RX | Dual-channel FlexRay physical layer I/O | Complies with FlexRay 2.1 spec; supports 10 Mbit/s data rate and static/dynamic segment configuration |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | e200z4 (160 MHz) + e200z2 (80 MHz) with shared crossbar and SMPU-enforced memory isolation for ASIL-B partitioning |
| End-to-end ECC protection | SECDED applied to all bus transactions (64-bit data + 29-bit address), covering flash, SRAM, peripherals, and interconnect |
| Hardware Security Module v2 | HSMv2 accelerates AES-128/256, SHA-256, RSA-2048, and secure key storage; enables secure boot and OTA update authentication |
| Automotive-grade communication suite | 8 CAN FD channels (up to 5 Mbit/s), dual FlexRay, 10/100 Ethernet with multi-queue AVB and IEEE 1588 PTP hardware timestamping |
| Configurable low-power operation | WKPU-controlled wake-up from stop modes via LIN, CAN, FlexRay, or GPIO; LPU supports retention of critical registers and RAM |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) Domain Controller |
|---|---|
Use Scenario: Real-time combustion timing, fuel injection, and knock control in gasoline/diesel powertrains under transient load conditions. IC Role / Device Role / Timing Role: Primary ASIL-B-certified controller executing closed-loop PID algorithms with sub-microsecond interrupt latency via PIT-RTI and eMIOS timers. Use Value: Dual-core separation allows safety-critical engine control on e200z4 while e200z2 handles diagnostics (UDS), CAN FD logging, and sensor fusion without compromising timing determinism. |
Use Scenario: Sensor fusion hub aggregating radar, camera, and ultrasonic inputs for adaptive cruise control and automatic emergency braking. IC Role / Device Role / Timing Role: Central timing and data coherency manager synchronizing multi-sensor timestamps using IEEE 1588 hardware clocks and Cross Trigger Unit. Use Value: 8 CAN FD channels enable high-bandwidth actuator command distribution (e.g., brake-by-wire), while FlexRay provides deterministic backup communication for fail-operational redundancy. |
| Electric Power Steering (EPS) Control | Vehicle Gateway / Body Control Module (BCM) |
Use Scenario: Torque assist calculation and motor current regulation in steer-by-wire architectures requiring functional safety compliance. IC Role / Device Role / Timing Role: Safety monitor executing redundant torque path validation using HSMv2 cryptographic signatures and FCCU-faulted watchdog supervision. Use Value: On-chip 384 KB SRAM with ECC ensures integrity of motor control lookup tables; dual FlexRay channels provide synchronized torque commands to left/right rack actuators. |
Use Scenario: Protocol translation and firewall between high-speed CAN FD backbone and legacy LIN networks controlling lighting, HVAC, and door modules. IC Role / Device Role / Timing Role: Secure gateway enforcing message filtering, authentication, and intrusion detection via HSMv2-accelerated TLS 1.2 and CAN ID whitelisting. Use Value: 16 LINFlexD modules support simultaneous control of 16+ body nodes; ENET interface enables OTA firmware updates over cellular-connected telematics unit. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5746CK1AMMJ6R | Same base silicon; differs only in marking (SPC vs MPC prefix denotes automotive qualification level) | Identical functional spec, pinout, and qualification - SPC prefix indicates full AEC-Q100 Grade 0 release | Select SPC5746CK1AMMJ6R for production automotive programs requiring certified Grade 0 reliability data |
| SPC5777MK1MMJ8R | Higher-performance variant: 300 MHz e200z7 core, 4 MB flash, 512 KB SRAM, adds PCIe and USB 2.0 OTG | Targeted at zonal controllers and central compute; not pin-compatible; requires PCB redesign and new thermal solution | Choose SPC5777MK1MMJ8R only when >160 MHz deterministic throughput, PCIe-based sensor aggregation, or USB host capability is required |
Compared with MPC5746CK1AMMJ6R and SPC5777MK1MMJ8R, the SPC5746CK1AMMJ6R delivers optimal balance of ASIL-B safety certification, CAN FD/FlexRay/Ethernet integration, and thermal/power efficiency in a mature 256-pin MAPBGA footprint - making it the preferred choice for cost-sensitive, high-volume powertrain and chassis ECUs where scalability beyond 160 MHz is unnecessary.
Availability
SPC5746CK1AMMJ6R is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, electric power steering systems, and vehicle gateways requiring stable component supply across extended automotive product lifecycles.
Supply support for SPC5746CK1AMMJ6R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in functional safety and automotive-grade microcontrollers.
The SPC5746CK1AMMJ6R belongs to NXP's SPC57 family of automotive MCUs, designed specifically for ASIL-B safety-critical powertrain, chassis, and advanced driver assistance systems requiring deterministic real-time performance and hardware-enforced security.
FAQ
What is the core architecture of the SPC5746CK1AMMJ6R?
The SPC5746CK1AMMJ6R integrates two Power Architecture e200 cores: a 160 MHz e200z4 dual-issue CPU with single-precision floating-point unit and 8 KB instruction cache, plus an 80 MHz e200z2 single-issue CPU with VLE encoding. Both cores operate independently but share memory via a crossbar switch and are protected by SMPU and ECC.
Does the SPC5746CK1AMMJ6R support CAN FD, and how many channels are available?
Yes, the SPC5746CK1AMMJ6R supports CAN FD on all eight FlexCAN3 modules, each capable of up to 5 Mbit/s data phase rates. These channels are fully configurable for protocol arbitration, bit timing, and error handling, and support ISO 11898-1:2015 compliance.
What package type and pin count does the SPC5746CK1AMMJ6R use?
The SPC5746CK1AMMJ6R uses a 256-ball MAPBGA package (code MJ), measuring 17 mm × 17 mm with 0.8 mm pitch. It is RoHS-compliant and thermally enhanced with an exposed pad, matching the pinout defined in NXP's MPC5746C datasheet Rev. 6, Section 9.1.
Is the SPC5746CK1AMMJ6R qualified for automotive applications?
Yes, the SPC5746CK1AMMJ6R is AEC-Q100 Grade 0 qualified (–40°C to +125°C ambient), ISO 26262 ASIL-B certified, and designed for safety-critical automotive applications including engine control, transmission, EPS, and ADAS domain controllers.
What security features does the SPC5746CK1AMMJ6R include?
The SPC5746CK1AMMJ6R includes HSMv2 hardware security module supporting AES-128/256, SHA-256, RSA-2048, secure key storage, and secure boot; Password and Device Security (PASS) for life-cycle management; and Boot Assist Flash (BAF) for authenticated firmware updates.
SPC5746CK1AMMJ6R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- MPC57xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 178
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5746CK1AMMJ6R FAQ
1.How can I place an order for SPC5746CK1AMMJ6R through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5746CK1AMMJ6R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5746CK1AMMJ6R reliable?
The price and inventory of SPC5746CK1AMMJ6R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5746CK1AMMJ6R is usually 5 days.
3.What payment methods are accepted for SPC5746CK1AMMJ6R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5746CK1AMMJ6R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5746CK1AMMJ6R?
SPC5746CK1AMMJ6R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5746CK1AMMJ6R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5746CK1AMMJ6R?
For technical support, including SPC5746CK1AMMJ6R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5746CK1AMMJ6R requirements.
6.How does Aetrix verify that SPC5746CK1AMMJ6R is sourced from the original manufacturer or authorized distributors?
All SPC5746CK1AMMJ6R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5746CK1AMMJ6R meets industry standards.
7.What is the process for return or replacement of SPC5746CK1AMMJ6R?
All SPC5746CK1AMMJ6R units undergo pre-shipment inspection (PSI). If there is an issue with SPC5746CK1AMMJ6R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5746CK1AMMJ6R part is unused and in its original packaging.
Return procedure for SPC5746CK1AMMJ6R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5746CK1AMMJ6R Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
