NXP Semiconductors SPC5746CK1MKU6
- Part No.:
- SPC5746CK1MKU6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5746CK1MKU6.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,093
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5746CK1MKU6 from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 3 MB on-chip flash, 384 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports CAN FD across eight FlexCAN modules, Ethernet AVB/1588, dual-channel FlexRay, and ISO 26262 ASIL-B functional safety certification for powertrain and chassis control applications.
For engineers reviewing the SPC5746CK1MKU6 datasheet, SPC5746CK1MKU6 pinout, SPC5746CK1MKU6 application, or SPC5746CK1MKU6 equivalent, key selection criteria include dual-core deterministic timing, hardware security for secure boot and key management, ASIL-B compliance evidence, and 176-pin LQFP-EP package compatibility with automotive ECU thermal and layout constraints.
Technical Context
The SPC5746CK1MKU6 implements a crossbar switch architecture enabling concurrent access to flash, SRAM, and peripherals by both CPU cores and the 32-channel eDMA controller. Its memory subsystem includes triple-port flash memory controller with three page buffers and SMPU with 32 region descriptors for fine-grained memory protection.
Timing and safety are enforced via FMPLL with frequency modulation, RTC, 16 PITs, two STM modules, FCCU fault collection, and CMU clock monitoring. Analog subsystem integration includes dual ADCs (10-bit and 12-bit), three comparators, and cross-trigger synchronization between eMIOS timers and ADC conversions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: 160 MHz e200z4 + 80 MHz e200z2 with VLE encoding for code density |
| Flash Memory | 3 MB on-chip flash with ECC, triple-port controller, and Boot Assist Flash (BAF) for serial programming |
| RAM | 384 KB on-chip SRAM across three ports, all protected by end-to-end SECDED ECC |
| Functional Safety | ISO 26262 ASIL-B certified; includes FCCU, SMPU, and lockstep-capable peripherals |
| Communication Interfaces | 8 × FlexCAN3 with FD support, 4 × DSPI, 4 × SPI, 16 × LINFlexD, 4 × I²C, ENET (10/100 + AVB + IEEE 1588), dual FlexRay |
| Security | HSMv2 hardware security module with PASS lifecycle management and cryptographic acceleration |
| Package | 176-pin LQFP-EP (KU suffix), RoHS-compliant, −40°C to +125°C ambient operating range |
Pinout & Package
SPC5746CK1MKU6 is housed in a 176-pin LQFP-EP (exposed pad) package with 0.5 mm pitch, optimized for automotive thermal dissipation and PCB routing density. Pin functions are multiplexed across SIUL2 I/O pads supporting configurable voltage domains for CAN, LIN, Ethernet, and general-purpose use.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply rails | Independent 3.3 V or 5 V supplies for I/O banks; enable mixed-voltage domain interfacing |
| VDD_LV | Core logic supply | 1.2–1.32 V regulated input for e200z4/z2 cores and internal logic; requires external decoupling |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal for primary clock source with CMU monitoring |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock crystal | Enables low-power RTC operation and wake-up from standby modes via WKPU |
| RESET_B | Active-low reset input | Asynchronous reset assertion; triggers PORST sequence and BAF execution if enabled |
| JTAG_TCK / TMS / TDI / TDO / TRST_B | Nexus Class 3+ debug interface | IEEE-ISTO 5001-2008 compliant; supports real-time trace, core halt, and memory access during development |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | e200z4 handles high-priority real-time tasks (e.g., engine control loops); e200z2 manages diagnostics, communication stacks, and background services |
| End-to-end ECC protection | SECDED coverage across all bus masters, flash, SRAM, and interconnect-ensures data integrity for ASIL-B safety-critical paths |
| Hardware Security Module v2 (HSMv2) | Offloads secure boot, AES-128/256, SHA-256, RSA-2048, and key provisioning-enables UDS-based firmware updates and anti-tampering |
| Flexible peripheral routing | SIUL2 multiplexing allows dynamic assignment of FlexCAN, LIN, Ethernet, and ADC signals to physical pins-reduces board redesign effort |
| Low-power domain control | LPU enables selective shutdown of non-critical peripherals and clocks while maintaining RTC, WKPU, and CAN wake-up capability |
Applications
| Powertrain Control Unit (PCU) | Advanced Driver Assistance Systems (ADAS) Domain Controller |
|---|---|
Use Scenario: Real-time combustion timing, fuel injection, and turbocharger actuation in gasoline/diesel engines. IC Role / Device Role / Timing Role: Primary controller executing ASIL-B-certified control algorithms with deterministic 160 MHz e200z4 core and hardware-accelerated PWM via eMIOS. Use Value: Dual-core separation isolates safety-critical engine control from non-safety diagnostics, enabling independent verification and reduced software complexity. |
Use Scenario: Sensor fusion hub aggregating radar, camera, and ultrasonic inputs for adaptive cruise control and automatic emergency braking. IC Role / Device Role / Timing Role: Central processing node managing time-synchronized data ingestion via FlexRay, CAN FD, and Ethernet AVB with IEEE 1588 timestamp alignment. Use Value: Integrated ENET with multi-queue AVB and hardware timestamping eliminates need for external timing ICs and reduces latency in sensor-to-actuator paths. |
| Electric Vehicle Battery Management System (BMS) | Chassis Control Module (CCM) |
Use Scenario: Cell voltage monitoring, thermal management, and SOC/SOH estimation across high-voltage battery packs. IC Role / Device Role / Timing Role: Safety-monitoring controller using 12-bit ADC1 for precision analog sensing and HSMv2 for secure over-the-air update authentication. Use Value: On-chip ECC RAM and flash ensure integrity of calibration tables and fault logs-critical for ISO 26262 diagnostic coverage requirements. |
Use Scenario: Coordination of ABS, ESC, and electronic power steering using torque vectoring and yaw rate feedback. IC Role / Device Role / Timing Role: Real-time motion control processor leveraging 64-channel eMIOS for PWM generation and cross-triggered ADC sampling of wheel speed sensors. Use Value: SMPU-enforced memory isolation prevents interference between brake control firmware and infotainment communication stacks sharing same SoC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5746C1MLQ100 | 100-pin MAPBGA package; 256 KB SRAM (vs. 384 KB); no FlexRay; 6 FlexCAN channels (vs. 8) | Targeted at space-constrained body control modules where FlexRay and full CAN FD count are unnecessary | Select when footprint and cost are prioritized over FlexRay support and maximum CAN FD channel count |
| SPC574S24K1MKU6 | Single e200z4 core (160 MHz); 2 MB flash; 256 KB SRAM; no HSMv2; ASIL-B support limited to select peripherals | Designed for mid-tier powertrain applications requiring deterministic control but not full security or dual-core redundancy | Choose when HSMv2 and dual-core separation are not required-reduces BOM cost and software certification scope |
Compared with MPC5746C1MLQ100 and SPC574S24K1MKU6, the SPC5746CK1MKU6 delivers highest integration for safety-critical dual-domain systems-its 384 KB ECC SRAM, 8 FlexCAN FD channels, FlexRay, and full HSMv2 make it uniquely suited for next-generation E/E architectures requiring consolidated domain control.
Availability
SPC5746CK1MKU6 is available at Aetrix Electronics and suitable for automotive powertrain control units, ADAS domain controllers, electric vehicle battery management systems, and chassis control modules requiring stable component supply across extended product lifecycles.
Supply support for SPC5746CK1MKU6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in Power Architecture® and functional safety design.
The SPC5746CK1MKU6 belongs to NXP's SPC57 family of automotive MCUs, engineered specifically for ASIL-B-certified powertrain, chassis, and safety-critical domain controllers demanding high compute density, hardware security, and multi-protocol communication.
FAQ
What is the maximum operating frequency of each CPU core in the SPC5746CK1MKU6?
The SPC5746CK1MKU6 integrates two independent CPU cores: the e200z4 core operates at up to 160 MHz, while the e200z2 core runs at up to 80 MHz. Both cores support Variable Length Encoding (VLE) to reduce code footprint. These frequencies are validated under −40°C to +125°C ambient conditions with appropriate voltage regulation and thermal management per the datasheet's recommended operating conditions.
Does the SPC5746CK1MKU6 support CAN FD, and how many channels are available?
Yes, the SPC5746CK1MKU6 supports CAN FD across all eight FlexCAN3 modules (FlexCAN0 through FlexCAN7). Each channel is independently configurable for classic CAN or CAN FD operation with bit rates up to 5 Mbps in FD mode. This capability is confirmed in the Family Comparison table and peripheral operating requirements section of the official MPC5746C datasheet Rev. 6.
What package type and pin count does the SPC5746CK1MKU6 use?
The SPC5746CK1MKU6 uses a 176-pin LQFP-EP (Leadless Quad Flat Package with Exposed Pad) package, denoted by the "KU" suffix in the part number. It features 0.5 mm pitch, RoHS compliance, and is rated for −40°C to +125°C ambient operation. This package is explicitly listed in Table 1 (Family Comparison) and Section 3.2 (Ordering Information) of the MPC5746C datasheet.
Is the SPC5746CK1MKU6 certified for ISO 26262 functional safety, and at what ASIL level?
Yes, the SPC5746CK1MKU6 is designed and documented to support ISO 26262 ASIL-B compliance. This includes hardware features such as end-to-end ECC, SMPU, FCCU, lockstep-capable timers, and safety manual documentation. The datasheet states "Specific functions ASIL-B certifiable," and NXP provides dedicated safety documentation (e.g., FMEDA reports, safety manuals) to support customer certification efforts.
What security features are implemented in the SPC5746CK1MKU6's Hardware Security Module (HSMv2)?
The SPC5746CK1MKU6 integrates HSMv2, which provides dedicated cryptographic acceleration for AES-128/256, SHA-256, RSA-2048, and ECC. It supports secure boot, key provisioning, secure firmware updates (via UDS), and lifecycle management through Password and Device Security (PASS). All operations occur in isolated secure memory, and HSMv2 is accessible only via defined secure communication channels-not directly by the application cores.
SPC5746CK1MKU6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5746CK1MKU6 FAQ
1.How can I place an order for SPC5746CK1MKU6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5746CK1MKU6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5746CK1MKU6 reliable?
The price and inventory of SPC5746CK1MKU6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5746CK1MKU6 is usually 5 days.
3.What payment methods are accepted for SPC5746CK1MKU6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5746CK1MKU6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5746CK1MKU6?
SPC5746CK1MKU6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5746CK1MKU6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5746CK1MKU6?
For technical support, including SPC5746CK1MKU6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5746CK1MKU6 requirements.
6.How does Aetrix verify that SPC5746CK1MKU6 is sourced from the original manufacturer or authorized distributors?
All SPC5746CK1MKU6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5746CK1MKU6 meets industry standards.
7.What is the process for return or replacement of SPC5746CK1MKU6?
All SPC5746CK1MKU6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5746CK1MKU6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5746CK1MKU6 part is unused and in its original packaging.
Return procedure for SPC5746CK1MKU6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5746CK1MKU6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

