My Inquiry
My Account
NXP Semiconductors SPC5746CSK1AMKU6
- Part No.:
- SPC5746CSK1AMKU6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5746CSK1AMKU6.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 176LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,771
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5746CSK1AMKU6 from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 3 MB on-chip flash, 384 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports ISO 26262 ASIL-B functional safety and targets engine control units (ECUs), transmission control, and battery management systems in 125°C ambient environments.
For engineers reviewing the SPC5746CSK1AMKU6 datasheet, SPC5746CSK1AMKU6 pinout, SPC5746CSK1AMKU6 application, or SPC5746CSK1AMKU6 equivalent, key selection criteria include dual-core deterministic timing, FlexCAN FD + Ethernet AVB connectivity, hardware security for secure boot, and qualification for automotive AEC-Q100 Grade 1 (–40°C to +125°C).
Technical Context
The SPC5746CSK1AMKU6 implements a crossbar switch architecture enabling concurrent access to flash, SRAM, and peripherals by multiple bus masters-including both e200z4 and e200z2 cores, eDMA, and ENET. Its memory subsystem includes triple-ported 64-bit flash controller with three page buffers and SMPU with 32 region descriptors for fine-grained memory protection.
Timing and safety are enforced via FMPLL with frequency modulation, RTC, 16 PITs, two STM modules, FCCU fault collection, and CMU clock monitoring. All critical buses-core, flash, RAM, peripherals-employ SECDED ECC covering 64-bit data and 29-bit address paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: 160 MHz e200z4 (dual-issue, VLE, SPFP) + 80 MHz e200z2 (VLE) |
| Flash Memory | 3 MB on-chip, with triple-port controller, EEE support, and RWW partitions |
| SRAM | 384 KB distributed across 8 ports, all protected by end-to-end ECC |
| Functional Safety | ISO 26262 ASIL-B certified; FCCU, SMPU, and lockstep-capable peripherals |
| Communication Interfaces | 8 × FlexCAN FD, 16 × LINFlexD, 4 × DSPI, 4 × I²C, ENET (10/100, AVB, IEEE 1588), Dual FlexRay |
| Security | HSMv2 with cryptographic acceleration, PASS lifecycle management, and secure boot enforcement |
| Operating Temperature | AEC-Q100 Grade 1: –40°C to +125°C ambient (TJ ≤ 150°C) |
Pinout & Package
SPC5746CSK1AMKU6 is packaged in a 176-pin LQFP-EP (exposed pad) with 0.5 mm pitch, RoHS-compliant, and thermally enhanced for automotive under-hood applications. Pin mapping follows NXP's standardized MPC5746C signal multiplexing scheme with configurable I/O domains supporting FlexCAN, LIN, Ethernet, and general-purpose functions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / B / C | High-voltage I/O supply rails | Independent 3.3 V or 5 V supplies for I/O banks; enable mixed-voltage interfacing |
| VDD_LV | Core logic supply | 1.2–1.32 V regulated input for e200z4/z2 cores and internal logic |
| VDD_HV_FLA | Flash memory supply | 3.3 V supply for flash array; internally regulated when VDD_HV_A = 5 V |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal for primary clock source with CMU monitoring |
| ENET_MDC / MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO bus for PHY configuration and status reporting |
| FLEXCAN0_TX / RX | FlexCAN FD channel 0 differential pair | High-speed CAN FD physical layer interface compliant with ISO 11898-2:2013 |
| WKPU_IN[0:7] | Wake-up input channels | Eight dedicated low-power wake-up pins with glitch filtering and edge detection |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | e200z4 handles real-time control loops at 160 MHz; e200z2 manages communication stacks and diagnostics without resource contention |
| End-to-end ECC protection | SECDED coverage across all bus transactions-flash, SRAM, peripheral registers-enabling single-bit correction and double-bit detection |
| Hardware Security Module v2 (HSMv2) | Accelerates AES-128/256, SHA-256, RSA-2048, and ECDSA; enforces secure boot and key provisioning per UNECE R155 |
| Configurable I/O domains | Per-bank voltage and slew-rate control allows simultaneous 3.3 V CAN, 5 V LIN, and 1.8 V GPIO operation |
| Multi-queue Ethernet AVB | IEEE 802.1Qav time-aware shaping with hardware timestamping and PTP (IEEE 1588) support for deterministic vehicle networking |
Applications
| Engine Control Unit (ECU) | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Real-time combustion timing, fuel injection, and knock control in gasoline/diesel powertrains. IC Role / Device Role / Timing Role: Primary controller executing ASIL-B safety-critical algorithms with deterministic latency under 10 µs interrupt response. Use Value: Dual-core isolation prevents communication stack stalls from affecting torque calculation; ECC ensures flash integrity over 15-year vehicle lifetime. |
Use Scenario: Torque assist computation, motor position feedback, and fail-safe torque reduction during sensor faults. IC Role / Device Role / Timing Role: Safety monitor and actuator driver coordinating with redundant MCU via FlexCAN FD and SPI. Use Value: HSMv2 enables secure firmware updates over CAN; SMPU enforces memory partitioning between control and diagnostic zones. |
| Battery Management System (BMS) | Advanced Driver Assistance (ADAS) Domain Controller |
Use Scenario: Cell voltage monitoring, thermal management, and SOC/SOH estimation in high-voltage traction batteries. IC Role / Device Role / Timing Role: High-precision ADC interface (12-bit ADC1 + 10-bit ADC0) synchronized via Cross Trigger Unit to eMIOS timers. Use Value: 384 KB ECC-protected SRAM stores calibration tables and aging models; LINFlexD interfaces with slave cell monitors. |
Use Scenario: Sensor fusion preprocessing for radar/camera inputs before forwarding to AI accelerator. IC Role / Device Role / Timing Role: Real-time preprocessor handling CAN FD, Ethernet AVB, and FlexRay for time-synchronized sensor data aggregation. Use Value: Multi-queue ENET with hardware timestamping aligns radar frames to camera exposure; eDMA offloads CPU from packet parsing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748G | Higher flash (4 MB), larger SRAM (512 KB), adds third e200z2 core; no HSMv2 (HSMv1 only) | Targeted at complex ADAS domain controllers requiring more code space and multi-threaded middleware | Choose MPC5748G when >3 MB flash or additional core resources are required; not drop-in compatible due to pin count (256 BGA vs 176 LQFP) |
| SPC58NG84C3 | Tri-core (e200z7 + dual e200z4), 8 MB flash, 2 MB SRAM, ASIL-D capable, supports AUTOSAR 4.3+ | Designed for zonal architectures and central compute where ASIL-D decomposition is mandated | Choose SPC58NG84C3 for next-gen E/E architectures requiring higher safety integrity or AUTOSAR OS compliance; requires PCB redesign |
Compared with MPC5748G and SPC58NG84C3, the SPC5746CSK1AMKU6 delivers optimal balance of ASIL-B safety, dual-core determinism, and 176-pin LQFP packaging-making it ideal for cost-sensitive, thermally constrained ECUs where footprint and qualification maturity are prioritized over raw scalability.
Availability
SPC5746CSK1AMKU6 is available at Aetrix Electronics and suitable for engine control units, electric power steering systems, and battery management systems requiring stable component supply across extended automotive production lifecycles.
Supply support for SPC5746CSK1AMKU6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in Power Architecture® and functional safety.
The SPC5746CSK1AMKU6 belongs to NXP's SPC57 family of automotive MCUs, designed specifically for ASIL-B real-time control in powertrain, chassis, and body electronics-emphasizing safety, security, and mixed-signal integration.
FAQ
What is the package type and thermal specification of the SPC5746CSK1AMKU6?
The SPC5746CSK1AMKU6 uses a 176-pin LQFP-EP (exposed pad) package with 0.5 mm pitch and is qualified to AEC-Q100 Grade 1 (–40°C to +125°C ambient). Its thermal resistance θJA is specified at 28.5°C/W on a 2s2p board, and maximum junction temperature is 150°C. The exposed pad must be soldered to a thermal plane for reliable operation in under-hood environments.
Does the SPC5746CSK1AMKU6 support CAN FD, and how many channels are available?
Yes, the SPC5746CSK1AMKU6 integrates eight FlexCAN3 modules, all supporting CAN FD protocol (up to 5 Mbps data phase) with programmable bit timing, flexible data length (up to 64 bytes), and built-in CRC and error confinement. Channels FlexCAN0 through FlexCAN7 are fully independent and can operate simultaneously on separate networks.
What security features does the SPC5746CSK1AMKU6 include, and are they production-ready?
The SPC5746CSK1AMKU6 includes HSMv2 with cryptographic accelerators (AES-128/256, SHA-256, ECDSA), Password and Device Security (PASS) for lifecycle management, and secure boot enforcement. These features are production-qualified per ISO/SAE 21434 and UNECE R155, and supported by NXP's Secure Bootloader (SBL) and EdgeLock® SE050 integration reference designs.
How is functional safety implemented in the SPC5746CSK1AMKU6 for ASIL-B compliance?
The SPC5746CSK1AMKU6 achieves ISO 26262 ASIL-B compliance through hardware fault collection (FCCU), lockstep-capable peripherals (e.g., eMIOS, SWT), SMPU memory protection, end-to-end ECC on all memory and buses, and diagnostic libraries certified by TÜV SÜD. Safety mechanisms are documented in the FMEDA report and supported by NXP's SafeAssure™ development tools.
Can the SPC5746CSK1AMKU6 operate with both 3.3 V and 5 V I/O supplies, and how is flash powered in each case?
Yes, the SPC5746CSK1AMKU6 supports mixed-voltage I/O: VDD_HV_A/B/C may be independently set to 3.3 V or 5 V. When VDD_HV_A = 3.3 V, VDD_HV_FLA is shorted to it; when VDD_HV_A = 5 V, VDD_HV_FLA is internally regulated to 3.3 V using the on-chip flash regulator-requiring only a decoupling capacitor (Cflash_reg = 1.32–3 µF).
SPC5746CSK1AMKU6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5746CSK1AMKU6 FAQ
1.How can I place an order for SPC5746CSK1AMKU6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5746CSK1AMKU6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5746CSK1AMKU6 reliable?
The price and inventory of SPC5746CSK1AMKU6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5746CSK1AMKU6 is usually 5 days.
3.What payment methods are accepted for SPC5746CSK1AMKU6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5746CSK1AMKU6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5746CSK1AMKU6?
SPC5746CSK1AMKU6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5746CSK1AMKU6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5746CSK1AMKU6?
For technical support, including SPC5746CSK1AMKU6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5746CSK1AMKU6 requirements.
6.How does Aetrix verify that SPC5746CSK1AMKU6 is sourced from the original manufacturer or authorized distributors?
All SPC5746CSK1AMKU6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5746CSK1AMKU6 meets industry standards.
7.What is the process for return or replacement of SPC5746CSK1AMKU6?
All SPC5746CSK1AMKU6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5746CSK1AMKU6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5746CSK1AMKU6 part is unused and in its original packaging.
Return procedure for SPC5746CSK1AMKU6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5746CSK1AMKU6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
