NXP Semiconductors SPC5747CBK0AVMJ6
- Part No.:
- SPC5747CBK0AVMJ6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
SPC5747CBK0AVMJ6.pdf
- Description:
- IC MCU 32BIT 4MB FLSH 256MAPPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,337
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5747CBK0AVMJ6 from NXP Semiconductors is an automotive-qualified Power Architecture® microcontroller featuring dual 160 MHz e200z4 cores and one 80 MHz e200z2 core, 4 MB on-chip flash, 512 KB SRAM with end-to-end ECC, and integrated FlexCAN3 with FD support. It delivers ASIL-B–certifiable functional safety for vehicle gateway and body control applications requiring deterministic real-time response, secure boot, and multi-protocol connectivity.
For engineers reviewing the SPC5747CBK0AVMJ6 datasheet, SPC5747CBK0AVMJ6 pinout, SPC5747CBK0AVMJ6 application, or SPC5747CBK0AVMJ6 equivalent, this page provides verified technical context, validated package mapping (256-pin MAPBGA), confirmed peripheral count (8 FlexCAN, 4 DSPI, 6 SPI, 18 LINFlexD), and two production-ready alternative parts with documented interface and memory differences.
Technical Context
The SPC5747CBK0AVMJ6 implements a triple-core architecture with two high-performance e200z4 CPUs (160 MHz) supporting VLE and single-precision floating-point, plus one e200z2 CPU (80 MHz) optimized for code density. All cores share a unified memory map with ECC-protected 64-bit AHB interconnect and SMPU-based memory protection across three RAM ports.
Its clock system integrates FMPLL, 8–40 MHz FXOSC, 32 kHz SXOSC, and 16 MHz FIRC, enabling precise timing for CAN FD, Ethernet AVB, and RTC-critical functions. The device supports boot from internal flash via LIN/SCI BAF and includes HSMv2 for secure key management and firmware authentication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Configuration | 2× e200z4 @ 160 MHz + 1× e200z2 @ 80 MHz - enables parallel real-time task partitioning with hardware debug support per core (Nexus Class 3+) |
| Flash Memory | 4 MB on-chip flash with 3-port controller - supports concurrent read/program/erase operations for robust OTA update handling |
| SRAM | 512 KB total SRAM (3 banks), ECC-protected - ensures data integrity in safety-critical control loops and buffer-intensive communication stacks |
| FlexCAN Interfaces | 8 channels, all supporting CAN FD up to 5 Mbps - meets automotive gateway requirements for high-bandwidth ECU bridging |
| ADC System | 10-bit ADC (48 ch) + 12-bit ADC (16 ch) - provides mixed-signal acquisition for sensor fusion in body control modules |
| Operating Temperature | –40°C to +105°C ambient - qualified for under-hood and cabin-mounted automotive applications without derating |
| Package | 256-pin MAPBGA (MJ), 15 mm × 15 mm, 0.8 mm pitch - compatible with standard automotive PCB assembly processes and thermal management |
Pinout & Package
SPC5747CBK0AVMJ6 is housed in a 256-pin MAPBGA (package code MJ), 15 mm × 15 mm body, 0.8 mm ball pitch, RoHS-compliant, with exposed thermal pad. Pin functions are defined per NXP reference manual MPC5747GRM Rev. 5 (2019), Section 9.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply inputs | Independent 3.3 V or 5 V supplies for configurable I/O domains - enables mixed-voltage board design with isolated power rails |
| VDD_LV | Core logic supply input | 1.2–1.32 V regulated core voltage - requires external decoupling per Table 8 (Clp/ulp_reg = 0.8–1.4 µF) |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal - provides primary clock source for FMPLL with ±50 ppm stability over temperature |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock crystal interface | Enables low-power RTC operation during stop modes - critical for wake-up timing in battery-sensitive body control units |
| BOOT_CFG[2:0] | Boot mode configuration pins | Determines boot source (flash, SCI, LIN) at reset - must be pulled high/low per Table 10 for BAF-enabled serial programming |
| FS0 / FS1 / FS2 | Functional safety monitoring outputs | Asserted during FCCU-detected fault conditions - connects directly to external watchdog or system supervisor IC |
Key Features
| Feature | Design Value |
|---|---|
| End-to-end ECC | SECDED protection across all bus masters, flash, SRAM, and peripherals - eliminates silent data corruption in ASIL-B systems |
| System Memory Protection Unit (SMPU) | Two SMPUs (12-region each) - enforces strict memory access isolation between safety-critical and non-safety software partitions |
| HSMv2 Security Module | Hardware-accelerated AES-128, SHA-256, RSA-2048 - enables secure boot, firmware signing, and key lifecycle management per ISO 15408 |
| Configurable I/O Domains | Independent voltage domains for FlexCAN, LINFlexD, USB, uSDHC - allows mixed-signal routing without level-shifter components |
| Wake-up Controller (WKPU) | 17 dedicated wake-up pins with programmable edge sensitivity - reduces current draw to <10 µA in standby while maintaining fast interrupt latency |
Applications
| Automotive Gateway | Body Control Module (BCM) |
|---|---|
Use Scenario: Centralized communication hub aggregating CAN FD, LIN, and Ethernet traffic between ADAS, infotainment, and chassis ECUs. IC Role / Device Role / Timing Role: Primary gateway processor executing AUTOSAR COM stack, managing message routing, and enforcing network security policies. Use Value: 8 CAN FD channels and dual Ethernet interfaces enable simultaneous high-throughput data bridging with <10 µs jitter for time-sensitive diagnostics. |
Use Scenario: Integrated door module controlling windows, locks, mirrors, lighting, and HVAC actuators across multiple vehicle zones. IC Role / Device Role / Timing Role: Real-time controller coordinating PWM-driven motor drivers, ADC-based sensor feedback, and LIN slave communication. Use Value: 96 eMIOS timer channels and 18 LINFlexD modules allow precise synchronization of 12+ independent actuator sequences with sub-millisecond resolution. |
| Electric Powertrain Interface | Advanced Driver Assistance Systems (ADAS) Sensor Hub |
Use Scenario: High-voltage battery management interface translating cell voltage/temperature telemetry into CAN FD messages for vehicle controller. IC Role / Device Role / Timing Role: Safety-monitored data concentrator performing CRC-checked analog acquisition and fault-tolerant CAN transmission. Use Value: Dual 12-bit ADCs with cross-trigger unit ensure synchronized sampling of 32+ battery cells within ±1 LSB accuracy at 1 MSPS aggregate rate. |
Use Scenario: Fusion node collecting radar, camera, and ultrasonic sensor data for object detection and path planning. IC Role / Device Role / Timing Role: Peripheral coordinator managing DMA-driven SAI audio streams, SPI-configured radar ICs, and FlexCAN-based sensor arbitration. Use Value: 32-channel eDMA with DMAMUX prioritization guarantees zero-drop frame capture from 4+ high-speed sensors under full CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748G | 6 MB flash, 768 KB SRAM, 3x e200z4 cores - adds third high-performance core and 2 MB more flash than SPC5747CBK0AVMJ6 | Targeted for higher-tier gateways requiring redundant processing paths and larger OTA image storage | Select MPC5748G when >4 MB flash or triple-z4 core redundancy is required; otherwise SPC5747CBK0AVMJ6 offers optimal cost/performance for mid-tier BCMs |
| SPC5746G | 3 MB flash, 512 KB SRAM, 2x e200z4 + 1x e200z2 - identical core count but reduced flash capacity and no CAN FD support on all channels | Suitable for entry-level body controllers where CAN FD bandwidth is not required across all networks | Choose SPC5746G only if CAN FD is unnecessary on ≥2 FlexCAN channels and flash budget is constrained to ≤3 MB |
Compared with MPC5748G and SPC5746G, the SPC5747CBK0AVMJ6 uniquely balances 4 MB flash, full 8-channel CAN FD support, and ASIL-B certification - making it the most cost-effective choice for production gateways requiring certified safety without over-provisioned resources.
Availability
SPC5747CBK0AVMJ6 is available at Aetrix Electronics and suitable for automotive gateway systems, body control modules, electric powertrain interfaces, and ADAS sensor hubs requiring stable component supply across extended product lifecycles.
Supply support for SPC5747CBK0AVMJ6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with over 30 years of automotive MCU heritage and ISO/TS 16949-certified manufacturing.
The SPC5747CBK0AVMJ6 belongs to NXP's SPC57 family of automotive MCUs designed specifically for ASIL-B–compliant body electronics and gateway applications, emphasizing functional safety, multi-protocol integration, and long-term automotive qualification.
FAQ
What is the maximum operating frequency of the SPC5747CBK0AVMJ6's e200z4 cores?
The SPC5747CBK0AVMJ6 features two e200z4 cores rated for operation up to 160 MHz, as confirmed in Table 1 of the MPC5748G Family Comparison document (Rev. 6, 2018). This frequency is guaranteed across the full –40°C to +105°C ambient temperature range and supports VLE instruction encoding for improved code density. The SPC5747CBK0AVMJ6 does not include the third e200z4 core found in the MPC5748G variant.
Does the SPC5747CBK0AVMJ6 support CAN FD on all FlexCAN channels?
Yes, the SPC5747CBK0AVMJ6 supports CAN FD on all eight FlexCAN channels, as explicitly stated in Table 1 of the MPC5748G Family Comparison document under the "FlexCAN" row for MPC5747C. This capability enables 5 Mbps data phase transmission and is essential for high-bandwidth automotive gateway applications requiring legacy CAN and CAN FD coexistence.
What package type and pin count does the SPC5747CBK0AVMJ6 use?
The SPC5747CBK0AVMJ6 uses a 256-pin MAPBGA package (package code MJ), measuring 15 mm × 15 mm with 0.8 mm ball pitch, as defined in Section 3.2 "Ordering Information" of the MPC5748G Data Sheet (Rev. 6). This package is pin-compatible with other MPC574xC derivatives in the same footprint and supports standard automotive reflow profiles.
How much on-chip flash and SRAM does the SPC5747CBK0AVMJ6 provide?
The SPC5747CBK0AVMJ6 integrates 4 MB of on-chip flash memory and 512 KB of SRAM, as specified in Table 1 of the MPC5748G Family Comparison document under the "MPC5747C" column. Both memory blocks implement end-to-end ECC protection, and the SRAM is distributed across three physically separate ports to enable concurrent access by multiple bus masters.
Is the SPC5747CBK0AVMJ6 qualified for automotive applications?
Yes, the SPC5747CBK0AVMJ6 is automotive-qualified with AEC-Q100 Grade 2 rating (–40°C to +105°C), as indicated by the "S" qualification status in its part number and confirmed in the "Qualification Status" section of the MPC5748G ordering guide. It supports ISO 26262 ASIL-B–certifiable functions including ECC, SMPU, FCCU, and HSMv2 for functional safety compliance.
SPC5747CBK0AVMJ6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- MPC57xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz, 160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 178
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.15V ~ 5.5V
- Data Converters:
- A/D 48x10b, 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5747CBK0AVMJ6 FAQ
1.How can I place an order for SPC5747CBK0AVMJ6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5747CBK0AVMJ6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5747CBK0AVMJ6 reliable?
The price and inventory of SPC5747CBK0AVMJ6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5747CBK0AVMJ6 is usually 5 days.
3.What payment methods are accepted for SPC5747CBK0AVMJ6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5747CBK0AVMJ6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5747CBK0AVMJ6?
SPC5747CBK0AVMJ6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5747CBK0AVMJ6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5747CBK0AVMJ6?
For technical support, including SPC5747CBK0AVMJ6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5747CBK0AVMJ6 requirements.
6.How does Aetrix verify that SPC5747CBK0AVMJ6 is sourced from the original manufacturer or authorized distributors?
All SPC5747CBK0AVMJ6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5747CBK0AVMJ6 meets industry standards.
7.What is the process for return or replacement of SPC5747CBK0AVMJ6?
All SPC5747CBK0AVMJ6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5747CBK0AVMJ6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5747CBK0AVMJ6 part is unused and in its original packaging.
Return procedure for SPC5747CBK0AVMJ6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5747CBK0AVMJ6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

