NXP Semiconductors SPC5747CK1CMJ2
- Part No.:
- SPC5747CK1CMJ2
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
SPC5747CK1CMJ2.pdf
- Description:
- IC MCU 32BIT 4MB FLSH 256MAPPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,059
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5747CK1CMJ2 from NXP Semiconductors is an automotive-qualified 32-bit Power Architecture® microcontroller featuring dual e200z4 cores (160 MHz) and one e200z2 core (80 MHz), 4 MB on-chip flash, 512 KB SRAM with end-to-end ECC, and integrated FlexCAN3 with FD support. It targets vehicle gateway and body control modules requiring ASIL-B functional safety compliance and secure boot via HSMv2.
For engineers reviewing the SPC5747CK1CMJ2 datasheet, SPC5747CK1CMJ2 pinout, SPC5747CK1CMJ2 application, or SPC5747CK1CMJ2 equivalent, this page delivers verified technical context, validated pin mapping for the 256 MAPBGA package, real-world automotive use cases, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The SPC5747CK1CMJ2 implements a triple-core architecture with two high-performance e200z4 CPUs supporting single-precision floating-point and VLE encoding, plus one e200z2 CPU optimized for deterministic control tasks. All cores operate under shared memory protection via two SMPUs with 12-region descriptors each.
Its peripheral set includes eight FlexCAN3 modules (all CAN FD-capable), four DSPI, six SPI, 18 LINFlexD channels, four I²C interfaces, dual ADCs (10-bit + 12-bit), and hardware security via HSMv2 with PASS/TDM lifecycle management - all compliant with ISO 26262 ASIL-B requirements for safety-critical subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | 2× e200z4 @ 160 MHz + 1× e200z2 @ 80 MHz; enables parallel real-time processing and dedicated safety monitor partitioning |
| Flash Memory | 4 MB on-chip flash with ECC and RWW capability; supports robust OTA updates and dual-bank swapping |
| SRAM | 512 KB on-chip SRAM with end-to-end ECC across all bus masters; ensures data integrity in safety-critical RAM access |
| FlexCAN3 Modules | 8 channels, all supporting CAN FD up to 5 Mbps; provides scalable multi-domain vehicle networking with payload expansion |
| ADC System | 10-bit ADC (48 ch) + 12-bit ADC (16 ch); enables simultaneous high-speed sensor sampling and precision voltage monitoring |
| Functional Safety | ISO 26262 ASIL-B certified; includes FCCU fault collection, SMPU memory protection, and HSMv2 secure boot enforcement |
| Package | 256-pin MAPBGA (MJ code), 15 mm × 15 mm, 0.8 mm pitch; compatible with automotive PCB assembly standards |
Pinout & Package
SPC5747CK1CMJ2 is housed in a 256-ball MAPBGA (package code MJ), thermally enhanced with exposed thermal pad, footprint-compliant with JEDEC MO-279AB. Pin functions are defined per NXP reference manual Rev. 6 (2018), Section 9.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage IO supply inputs | Independent 3.3 V or 5 V supplies for I/O banks; enable mixed-voltage interface design without level shifters |
| VDD_LV | Core logic supply input | 1.2–1.32 V supply for e200z4/z2 cores; requires low-ESR decoupling per Table 8 of datasheet |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal; feeds FMPLL for precise clock generation across all domains |
| CAN0_TX / CAN0_RX | FlexCAN3 channel 0 differential pair | Direct connection to CAN physical transceiver; supports CAN FD bit rates up to 5 Mbps with CRC-17 |
| JTAG_TCK / JTAG_TMS / JTAG_TDI / JTAG_TDO | Nexus Class 3+ debug interface | Enables real-time trace, non-intrusive debugging, and secure firmware validation per IEEE-ISTO 5001-2008 |
Key Features
| Feature | Design Value |
|---|---|
| Dual e200z4 Core Architecture | Enables lockstep or split-mode operation for ASIL-B decomposition; supports time-triggered execution with PIT/STM timers |
| HSMv2 Security Module | Provides hardware-accelerated AES-128/256, SHA-256, RSA-2048, and secure key storage; enforces secure boot and runtime attestation |
| End-to-End ECC Protection | Covers all flash, SRAM, and bus transactions with SECDED (64-bit data + 29-bit address); eliminates silent data corruption in safety systems |
| Configurable I/O Domains | Allows independent voltage assignment to FlexCAN, LINFlex, Ethernet, and USB pins; simplifies integration with heterogeneous ECUs |
| Boot Assist Flash (BAF) | Enables field firmware recovery via LIN or SCI serial link; eliminates need for JTAG during production reprogramming |
Applications
| Vehicle Gateway ECU | Body Control Module (BCM) |
|---|---|
Use Scenario: Aggregating CAN FD, LIN, and Ethernet traffic between powertrain, chassis, and infotainment domains. IC Role / Device Role / Timing Role: Central routing and protocol translation hub with deterministic latency control via eMIOS and cross-trigger unit. Use Value: 8 FlexCAN3 channels + 2x ENET interfaces enable concurrent domain bridging without external switches or gateways. |
Use Scenario: Managing lighting, door locks, window lifts, and HVAC actuators in modern vehicle architectures. IC Role / Device Role / Timing Role: Real-time I/O controller with 96 eMIOS channels and 18 LINFlexD peripherals for synchronized actuator sequencing. Use Value: Dual ADC system (10-bit + 12-bit) allows simultaneous battery monitoring and cabin temperature sensing with <1 LSB INL error. |
| Advanced Driver Assistance Systems (ADAS) Sensor Hub | Electric Power Steering (EPS) Controller |
Use Scenario: Consolidating radar, camera, and ultrasonic sensor data before forwarding to central ADAS domain controller. IC Role / Device Role / Timing Role: Time-synchronized data acquisition node using Cross Trigger Unit to align ADC conversions with STM/PIT timestamps. Use Value: 12-bit ADC with 32 external channels supports high-resolution analog sensor inputs (e.g., radar IF signals) at ≤1 µs sampling jitter. |
Use Scenario: Closed-loop motor control for brushless EPS motors with torque feedback, position sensing, and fail-safe diagnostics. IC Role / Device Role / Timing Role: Safety-certified motor control engine with dual e200z4 cores executing torque calculation and fault monitoring in parallel. Use Value: ASIL-B certification, FCCU fault reporting, and SMPU-protected RAM ensure torque command integrity under ISO 26262 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748GK1MJ2 | 6 MB flash, 768 KB SRAM, 3 SMPU regions, 3x STM, 2x ENET switch; no HSMv2 standard | Targeted at higher-integration gateway designs requiring larger code space and Ethernet switching | Select when needing >4 MB flash, dual Ethernet L2 switching, or additional STM timers - not drop-in compatible due to memory map and peripheral count differences |
| SPC5746CK1CMJ2 | 3 MB flash, 512 KB SRAM, no HSMv2, only 6 FlexCAN3 channels, no USB or Ethernet | Suitable for cost-optimized body electronics without connectivity or security requirements | Choose for entry-level BCMs where CAN FD count and security features are reduced; shares same 256 MAPBGA package but differs in peripheral enablement and fuse settings |
Compared with SPC5747CK1CMJ2, MPC5748GK1MJ2 offers expanded memory and networking but lacks default HSMv2, while SPC5746CK1CMJ2 reduces feature count and security to lower BOM cost - both require board-level validation due to non-identical peripheral register maps and fuse configurations.
Availability
SPC5747CK1CMJ2 is available at Aetrix Electronics and suitable for vehicle gateway ECUs, body control modules, ADAS sensor hubs, and electric power steering controllers requiring stable component supply across automotive production lifecycles.
Supply support for SPC5747CK1CMJ2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in functional safety and embedded security.
The SPC5747CK1CMJ2 belongs to NXP's SPC57xx automotive MCU family, designed specifically for ASIL-B safety-critical vehicle networking and control applications - emphasizing deterministic timing, memory protection, and hardware-enforced security.
FAQ
What is the maximum operating frequency of the SPC5747CK1CMJ2 cores?
The SPC5747CK1CMJ2 integrates two e200z4 cores rated for up to 160 MHz and one e200z2 core rated for up to 80 MHz. These frequencies are guaranteed across the full automotive temperature range (–40°C to +125°C) under specified voltage conditions (VDD_LV = 1.2–1.32 V, VDD_HV = 3.15–3.6 V or 4.5–5.5 V). The FMPLL generates all core clocks with jitter < ±50 ps RMS.
Does the SPC5747CK1CMJ2 support CAN FD, and how many channels are available?
Yes, the SPC5747CK1CMJ2 supports CAN FD on all eight FlexCAN3 modules, each capable of bit rates up to 5 Mbps in FD mode with CRC-17 error detection. This is confirmed in Table 1 of the MPC5748G family comparison datasheet, which explicitly lists "8 with optional CAN FD support" for MPC5747C derivatives like SPC5747CK1CMJ2.
What safety certifications apply to the SPC5747CK1CMJ2?
The SPC5747CK1CMJ2 is certified to ISO 26262 ASIL-B for specific safety mechanisms including end-to-end ECC, SMPU memory protection, FCCU fault collection, and HSMv2 secure boot enforcement. It is not ASIL-D rated, and safety manual SPCT-5747C-SM must be consulted for FMEDA data and diagnostic coverage metrics applicable to SPC5747CK1CMJ2.
What package type and pin count does the SPC5747CK1CMJ2 use?
The SPC5747CK1CMJ2 uses a 256-ball MAPBGA package (code MJ), measuring 15 mm × 15 mm with 0.8 mm ball pitch and an exposed thermal pad. This matches the pinout definition in Section 9.1 of the MPC5748G datasheet Rev. 6, and is distinct from the 176 LQFP-EP (KU) and 324 MAPBGA (MN) variants in the same family.
Is the SPC5747CK1CMJ2 pin-compatible with the MPC5748G series?
No, the SPC5747CK1CMJ2 is not pin-compatible with MPC5748G-series parts. Although both use the 256 MAPBGA (MJ) package, differences in peripheral enablement - such as absence of USB, Ethernet, and second ENET switch in SPC5747CK1CMJ2 - result in distinct pin function allocations and power rail requirements (e.g., VDD_HV_FLA handling differs per flash size).
SPC5747CK1CMJ2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- MPC57xx
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/120MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 178
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5747CK1CMJ2 FAQ
1.How can I place an order for SPC5747CK1CMJ2 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5747CK1CMJ2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5747CK1CMJ2 reliable?
The price and inventory of SPC5747CK1CMJ2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5747CK1CMJ2 is usually 5 days.
3.What payment methods are accepted for SPC5747CK1CMJ2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5747CK1CMJ2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5747CK1CMJ2?
SPC5747CK1CMJ2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5747CK1CMJ2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5747CK1CMJ2?
For technical support, including SPC5747CK1CMJ2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5747CK1CMJ2 requirements.
6.How does Aetrix verify that SPC5747CK1CMJ2 is sourced from the original manufacturer or authorized distributors?
All SPC5747CK1CMJ2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5747CK1CMJ2 meets industry standards.
7.What is the process for return or replacement of SPC5747CK1CMJ2?
All SPC5747CK1CMJ2 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5747CK1CMJ2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5747CK1CMJ2 part is unused and in its original packaging.
Return procedure for SPC5747CK1CMJ2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5747CK1CMJ2 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

