My Inquiry
My Account
NXP Semiconductors SPC5747CK1CMJ6
- Part No.:
- SPC5747CK1CMJ6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
SPC5747CK1CMJ6.pdf
- Description:
- IC MCU 32BIT 4MB FLSH 256MAPPBGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,638
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5747CK1CMJ6 from NXP Semiconductors is a 160 MHz dual-core Power Architecture® e200z4 and 80 MHz e200z2 automotive microcontroller with 4 MB on-chip flash, 512 KB SRAM, end-to-end ECC, and ASIL-B functional safety certification. It integrates eight FlexCAN modules (CAN FD-capable), four DSPI, six SPI, 18 LINFlexD, three SAI, Ethernet support, and hardware security module (HSMv2) for vehicle gateway and body control applications.
For engineers reviewing the SPC5747CK1CMJ6 datasheet, SPC5747CK1CMJ6 pinout, SPC5747CK1CMJ6 application, or SPC5747CK1CMJ6 equivalent, this page delivers verified technical context, validated pin assignments for the 256 MAPBGA package, real-world use cases in automotive networking, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The SPC5747CK1CMJ6 implements a heterogeneous dual-CPU architecture: two e200z4 cores running at up to 160 MHz with single-precision floating-point units, instruction/data caches, and VLE encoding, plus one e200z2 core at 80 MHz. All bus masters generate SECDED codes across 64-bit data + 29-bit address paths for full end-to-end ECC coverage.
Its memory subsystem includes 4 MB flash organized in 16 blocks with RWW capability, 512 KB SRAM distributed across three ports, and triple-port flash controller with three page buffers. Clocking supports 8–40 MHz FXOSC, 32 kHz SXOSC, 16 MHz FIRC, and FMPLL with RTC and CMU for robust timing integrity in harsh automotive environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | 2× e200z4 @ 160 MHz + 1× e200z2 @ 80 MHz; enables concurrent real-time control and communication stack execution |
| Flash Memory | 4 MB on-chip flash with RWW support; allows background firmware updates without interrupting critical tasks |
| SRAM | 512 KB distributed across three RAM ports; provides low-latency access for CPU, DMA, and peripherals simultaneously |
| ECC Protection | End-to-end SECDED (64-bit data + 29-bit address); detects double-bit errors and corrects single-bit errors across all bus transactions |
| Functional Safety | ISO 26262 ASIL-B certified; supports safety-critical gateway and domain controller functions with fault collection unit (FCCU) |
| Communication Peripherals | 8× FlexCAN (CAN FD capable), 18× LINFlexD, 4× DSPI, 6× SPI, 4× I²C, 2× Ethernet interfaces; meets automotive backbone and subnetwork requirements |
| Security | HSMv2 with PASS/TDM lifecycle management; enables secure boot, key provisioning, and cryptographic acceleration |
Pinout & Package
SPC5747CK1CMJ6 is housed in a 256-pin MAPBGA (package code MJ) with 0.8 mm pitch, 17 mm × 17 mm body size, and exposed thermal pad. Pin assignments follow NXP's standardized MPC574xG ballout for signal integrity, power domain separation, and ESD robustness in automotive PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply inputs | Independent 3.3 V or 5 V supplies for I/O banks; enable mixed-voltage interface design with configurable voltage domains |
| VDD_LV | Core logic supply input | 1.2–1.32 V supply for e200z4/z2 cores; requires external decoupling per NXP layout guidelines to maintain timing margins |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal; feeds FMPLL for precise clock generation across all peripheral domains |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock crystal interface | Enables low-power RTC operation during stop modes; maintains timekeeping with <1 µA quiescent current |
| JTAG_TCK / JTAG_TMS / JTAG_TDI / JTAG_TDO | Nexus Class 3+ debug interface | IEEE-ISTO 5001-2008 compliant; supports real-time trace, non-intrusive debugging, and safety verification of multi-core execution |
| FMPLL_REFCLK | FMPLL reference clock input | Accepts external clock source (e.g., from crystal or oscillator module) as PLL reference; enables flexible clock tree configuration |
Key Features
| Feature | Design Value |
|---|---|
| Dual e200z4 + e200z2 CPU architecture | Enables partitioned software execution: high-performance control loops on z4 cores, deterministic communication stacks on z2 core |
| Triple-port flash controller with 3 page buffers | Allows simultaneous read/program/erase operations; eliminates flash wait states during over-the-air (OTA) update sequences |
| System Memory Protection Unit (SMPU) | Two SMPUs with 12 region descriptors each; enforces memory access policies between safety-critical and non-safety partitions |
| Hardware Security Module v2 (HSMv2) | Offloads AES-128/256, SHA-256, RSA-2048, and ECDSA operations; isolates cryptographic keys from main CPU memory space |
| Configurable I/O domains | Supports independent voltage scaling for CAN, LIN, Ethernet, USB, and general-purpose I/O; simplifies mixed-signal board design |
Applications
| Automotive Gateway | Body Control Module (BCM) |
|---|---|
Use Scenario: Centralized vehicle network bridge connecting CAN FD, LIN, FlexRay, and Ethernet domains in modern E/E architectures. IC Role / Device Role / Timing Role: Primary gateway controller executing AUTOSAR-compliant COM stack, routing messages between domains with deterministic latency. Use Value: 8× CAN FD channels + dual Ethernet + HSMv2 enable secure, high-bandwidth inter-domain communication meeting OEM gateway spec requirements. |
Use Scenario: Integrated body electronics controller managing door modules, lighting, HVAC, and seat controls via LIN and CAN networks. IC Role / Device Role / Timing Role: Real-time executive host for LINFlexD peripherals and eMIOS timer-driven PWM outputs with ASIL-B compliance. Use Value: 18× LINFlexD + 96-channel eMIOS + 512 KB SRAM allow consolidation of multiple legacy BCM functions onto single SPC5747CK1CMJ6 die. |
| Powertrain Communication Hub | ADAS Sensor Fusion Interface |
Use Scenario: High-integrity communication node linking engine control unit (ECU), transmission controller, and battery management system (BMS) over CAN FD. IC Role / Device Role / Timing Role: Safety-monitored message router with FCCU fault reporting and SMPU-enforced memory isolation between domains. Use Value: End-to-end ECC + ASIL-B certification + 8× CAN FD ensure reliable, fail-operational data exchange in powertrain networks. |
Use Scenario: Pre-processing interface aggregating radar, camera, and ultrasonic sensor data before forwarding to central ADAS domain controller. IC Role / Device Role / Timing Role: Time-synchronized acquisition node using Cross Trigger Unit (CTU) to align ADC conversions with eMIOS timer events. Use Value: Dual ADC (10-bit + 12-bit), CTU, and 3× SAI enable synchronized analog/digital sensor data capture with sub-microsecond jitter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748GK1MJ6 | 6 MB flash, 768 KB SRAM, 2× Ethernet + L2 switch, 3× SAI, HSMv2 optional | Targeted at higher-tier gateways requiring dual Ethernet switching and expanded memory for complex middleware stacks | Select MPC5748GK1MJ6 when >4 MB flash or integrated L2 switch functionality is required; same 256 MAPBGA footprint but different memory map |
| SPC5746CK1CMJ6 | 3 MB flash, 512 KB SRAM, 7× FlexCAN, no HSMv2, no Ethernet, 2× SAI | Optimized for cost-sensitive body control applications without security or high-speed networking needs | Choose SPC5746CK1CMJ6 for non-security, non-Ethernet BCM designs where flash budget is constrained to 3 MB |
Compared with SPC5747CK1CMJ6, MPC5748GK1MJ6 adds Ethernet switching and 2 MB more flash at identical pinout, while SPC5746CK1CMJ6 reduces peripheral count and omits HSMv2 to lower BOM cost - both require validation of memory map and peripheral enablement in software.
Availability
SPC5747CK1CMJ6 is available at Aetrix Electronics and suitable for automotive gateway systems, body control modules, powertrain communication hubs, and ADAS sensor interface applications requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 Grade 1 qualification.
Supply support for SPC5747CK1CMJ6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Power Architecture® and Arm-based microcontrollers.
The SPC5747CK1CMJ6 belongs to NXP's SPC574xG automotive MCU family, designed specifically for ASIL-B-certified vehicle networking, gateway, and body electronics applications demanding high integration, functional safety, and hardware security.
FAQ
What is the maximum operating frequency of the SPC5747CK1CMJ6 CPU cores?
The SPC5747CK1CMJ6 features two e200z4 cores rated for up to 160 MHz and one e200z2 core rated for up to 80 MHz. These frequencies are guaranteed under AEC-Q100 Grade 1 conditions (–40°C to +125°C ambient) with appropriate voltage regulation and thermal management. The SPC5747CK1CMJ6 datasheet specifies these values in Section 4.2 "Recommended operating conditions" and confirms them in the family comparison table.
Does the SPC5747CK1CMJ6 support CAN FD communication?
Yes, the SPC5747CK1CMJ6 integrates eight FlexCAN modules, all of which support CAN FD protocol as confirmed in the MPC5748G datasheet Table 1 "MPC5748G Family Comparison", where MPC5747C (the base variant for SPC5747CK1CMJ6) is explicitly listed with "8 with optional CAN FD support". This capability is enabled via software configuration and requires external CAN transceivers compliant with ISO 11898-1:2015.
What package type and pin count does the SPC5747CK1CMJ6 use?
The SPC5747CK1CMJ6 uses a 256-ball MAPBGA package (package code MJ) with 0.8 mm pitch and 17 mm × 17 mm body size, as defined in Section 3.2 "Ordering Information" of the MPC5748G datasheet. This matches the pinout and thermal characteristics of other MPC574xG family members in the MJ variant, including validated ball assignments for power, ground, I/O, and debug signals.
Is the SPC5747CK1CMJ6 qualified for automotive applications?
Yes, the SPC5747CK1CMJ6 is AEC-Q100 Grade 1 qualified (–40°C to +125°C) and ISO 26262 ASIL-B certified. Its qualification status is indicated by the "S" prefix in the part number (SPC5747CK1CMJ6), where "S" denotes automotive qualification per NXP's ordering code convention. Functional safety documentation, including FMEDA reports and safety manuals, is available through NXP's automotive support portal.
What is the flash memory size and organization of the SPC5747CK1CMJ6?
The SPC5747CK1CMJ6 contains 4 MB of on-chip flash memory, organized into 16 blocks of 256 KB each, as shown in Table 2 "MPC5748G Family Comparison – NVM Memory Map 1". Flash block addressing starts at 0x01000000, and Read-While-Write (RWW) capability is supported across all blocks, enabling concurrent execution and programming for OTA firmware updates.
SPC5747CK1CMJ6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- MPC57xx
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 178
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5747CK1CMJ6 FAQ
1.How can I place an order for SPC5747CK1CMJ6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5747CK1CMJ6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5747CK1CMJ6 reliable?
The price and inventory of SPC5747CK1CMJ6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5747CK1CMJ6 is usually 5 days.
3.What payment methods are accepted for SPC5747CK1CMJ6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5747CK1CMJ6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5747CK1CMJ6?
SPC5747CK1CMJ6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5747CK1CMJ6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5747CK1CMJ6?
For technical support, including SPC5747CK1CMJ6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5747CK1CMJ6 requirements.
6.How does Aetrix verify that SPC5747CK1CMJ6 is sourced from the original manufacturer or authorized distributors?
All SPC5747CK1CMJ6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5747CK1CMJ6 meets industry standards.
7.What is the process for return or replacement of SPC5747CK1CMJ6?
All SPC5747CK1CMJ6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5747CK1CMJ6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5747CK1CMJ6 part is unused and in its original packaging.
Return procedure for SPC5747CK1CMJ6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5747CK1CMJ6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
