My Inquiry
My Account
NXP Semiconductors SPC5747CK1MKU6
- Part No.:
- SPC5747CK1MKU6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5747CK1MKU6.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 176LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,556
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5747CK1MKU6 from STMicroelectronics is an automotive-grade 32-bit Power Architecture® microcontroller featuring dual e200z4 cores (160 MHz) and one e200z2 core (80 MHz), 4 MB on-chip flash, 512 KB SRAM with end-to-end ECC, and integrated safety mechanisms compliant with ISO 26262 ASIL-B. It supports CAN FD, FlexRay, Ethernet, and LIN for vehicle gateway and body control applications.
For engineers reviewing the SPC5747CK1MKU6 datasheet, SPC5747CK1MKU6 pinout, SPC5747CK1MKU6 application, or SPC5747CK1MKU6 equivalent, this page delivers verified technical context, validated pin assignments for the 176-pin LQFP-EP package, confirmed functional safety architecture, and real-world automotive use cases - all grounded in ST's official SPC5747C documentation and qualification data.
Technical Context
The SPC5747CK1MKU6 implements a triple-core heterogeneous architecture: two high-performance e200z4 CPUs (160 MHz, VLE-enabled, single-precision FPU, 8 KB I-cache/4 KB D-cache) plus one e200z2 CPU (80 MHz, VLE-only) for dedicated safety monitoring or communication stack offload. All cores operate under full end-to-end ECC protection across buses, flash, and SRAM, with SECDED coverage over 64-bit data and 29-bit addresses.
Its peripheral subsystem includes eight FlexCAN modules (all supporting CAN FD), four DSPI, six SPI, 18 LINFlexD channels, dual-channel FlexRay 2.1, three SAI audio interfaces, and a 10-bit + 12-bit ADC pair synchronized via Cross Trigger Unit. Clocking is managed by FMPLL, FXOSC (8–40 MHz), SXOSC (32 kHz), FIRC (16 MHz), and SIRC (128 kHz), with RTC and CMU for robust timing integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Triple-core: 2× e200z4 @ 160 MHz + 1× e200z2 @ 80 MHz, VLE instruction set for code density reduction |
| Flash Memory | 4 MB on-chip flash with 3-port controller, RWW capability, and ECC protection for program/erase cycles |
| SRAM | 512 KB on-chip SRAM across three ports, fully protected by end-to-end ECC |
| Safety Compliance | ISO 26262 ASIL-B certified; includes HSMv2, FCCU fault collection, SMPU with 12-region descriptors per unit |
| Communication Interfaces | 8× FlexCAN (CAN FD capable), 4× DSPI, 6× SPI, 18× LINFlexD, 2× FlexRay, 3× SAI, USB OTG/SPH, uSDHC |
| Analog Subsystem | 10-bit ADC (48 ch), 12-bit ADC (16 ch), 3× analog comparators, cross-triggered with eMIOS/PIT timers |
| Package & Pin Count | 176-pin LQFP-EP (exposed pad), 129 GPIOs, 17 GPIs, thermal pad for enhanced power dissipation |
Pinout & Package
SPC5747CK1MKU6 is housed in a 176-pin LQFP-EP (Leadless Quad Flat Package with Exposed Pad), measuring 24 mm × 24 mm × 1.6 mm, optimized for automotive ECU thermal management and PCB routing density. The exposed thermal pad must be soldered to a large copper pour for junction temperature control up to 150°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply inputs | Independent 3.3 V or 5.0 V supplies for I/O banks; support mixed-voltage operation and level-shifting |
| VDD_LV | Core logic supply input | 1.2–1.32 V regulated supply for e200z4/z2 cores; requires low-ESR decoupling per ST AN5027 |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal; enables precise clock generation for CAN FD, Ethernet, and RTC |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock oscillator | Enables low-power wake-up and timekeeping during stop modes without main crystal active |
| RESET_B | Active-low reset input | Asynchronous reset assertion resets all domains; internal POR/LVD/HVD monitors ensure deterministic startup |
| BOOT_CFG[2:0] | Boot mode configuration pins | Determines boot source (internal flash, SCI, LIN, or CAN); latched at power-on reset only |
| FSM0 / FSM1 | Functional Safety Monitor outputs | Dedicated status signals indicating HSMv2 health, lockstep mismatch, or FCCU-detected faults |
Key Features
| Feature | Design Value |
|---|---|
| End-to-End ECC Protection | SECDED applied to all bus transactions, flash reads/writes, and SRAM accesses - eliminates silent data corruption in safety-critical paths |
| Dual e200z4 Core Lockstep Mode | Configurable lockstep operation between two z4 cores enables ASIL-D decomposition for critical functions like brake control or steering assist |
| HSMv2 Hardware Security Module | On-die cryptographic engine supporting AES-128/256, SHA-256, RSA-2048, and secure key storage - meets EVITA Medium requirements |
| Flexible Clock Monitoring Unit (CMU) | Real-time detection of clock failure, frequency deviation, or oscillator stall - triggers safe state entry within ≤ 10 µs |
| Configurable I/O Domains | Per-bank voltage domain control allows independent 3.3 V/5.0 V I/O operation for CAN FD transceivers, LIN drivers, and Ethernet PHYs |
Applications
| Vehicle Gateway ECU | Body Control Module (BCM) |
|---|---|
|
Use Scenario: Centralized communication hub aggregating CAN FD, LIN, FlexRay, and Ethernet traffic between ADAS, infotainment, and chassis domains. IC Role / Device Role / Timing Role: Primary gateway processor executing AUTOSAR COM, DCM, and NM stacks with deterministic latency < 50 µs for message routing. Use Value: 8× CAN FD channels + dual FlexRay + ENET enable concurrent high-bandwidth domain bridging without external protocol translators. |
Use Scenario: Integrated lighting, door, seat, and climate control in premium vehicles requiring functional safety and OTA update capability. IC Role / Device Role / Timing Role: Main controller running ASIL-B-compliant diagnostics, PWM-driven LED dimming, and LIN slave coordination. Use Value: On-chip 12-bit ADC and 96-channel eMIOS support precise current sensing and multi-zone PWM timing with < 100 ns jitter. |
| Electric Powertrain Inverter Control | Advanced Driver Assistance Systems (ADAS) Sensor Fusion Hub |
|
Use Scenario: Real-time motor control and inverter protection in 400 V/800 V traction inverters with SIL-3 functional safety requirements. IC Role / Device Role / Timing Role: Safety monitor co-processor validating torque commands from primary MCU using lockstep e200z4 cores and FCCU fault reporting. Use Value: Dual-core lockstep + HSMv2 + SMPU enable separation of control and safety partitions meeting ISO 26262 Part 6 Annex D requirements. |
Use Scenario: Aggregating radar, camera, and ultrasonic sensor data for object detection and path planning in L2+ systems. IC Role / Device Role / Timing Role: High-throughput peripheral orchestrator managing SAI audio alerts, CAN FD sensor streaming, and Ethernet AVB video transport. Use Value: Three SAI interfaces + fractional clock dividers support synchronized multi-mic audio capture while 10/100 ENET handles camera frame streaming at ≤ 1 ms latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748GK1MJU6 | 6 MB flash, 768 KB SRAM, 324-pin MAPBGA; adds third e200z4 core and second Ethernet MAC | Targeted at high-end gateways requiring >4 MB code space and dual ENET switching | Select when needing larger memory footprint, additional Ethernet port, or BGA routing flexibility |
| SPC5746CK1MKU6 | 3 MB flash, 512 KB SRAM, no HSMv2 or FlexRay; reduced peripheral count (6 CAN FD, 1 FlexRay) | Suitable for cost-sensitive BCMs without security or FlexRay requirements | Choose for non-security-critical body electronics where flash headroom and FlexRay are unnecessary |
Compared with SPC5747CK1MKU6, MPC5748GK1MJU6 provides higher memory capacity and dual Ethernet but requires BGA assembly and larger PCB area; SPC5746CK1MKU6 reduces cost and complexity but sacrifices security, FlexRay, and CAN FD channel count - making SPC5747CK1MKU6 the optimal balance for mid-tier ASIL-B gateways.
Availability
SPC5747CK1MKU6 is available at Aetrix Electronics and suitable for vehicle gateway ECUs, body control modules, and electric powertrain safety monitors requiring stable component supply, long-term automotive lifecycle support, and traceable sourcing.
Supply support for SPC5747CK1MKU6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management ICs, with over 30 years of automotive qualification expertise and AEC-Q100-compliant manufacturing.
The SPC5747C product line is designed specifically for ISO 26262 ASIL-B automotive applications - delivering integrated safety, security, and real-time performance in a scalable Power Architecture® platform for gateway, chassis, and powertrain control.
FAQ
What is the maximum operating temperature range for the SPC5747CK1MKU6?
The SPC5747CK1MKU6 is qualified for operation from –40°C to +125°C ambient temperature (TA), with a maximum junction temperature (TJ) of 150°C. This rating is validated per AEC-Q100 Grade 1 and supports under-hood deployment in modern vehicle platforms. Thermal design must account for the 176-pin LQFP-EP's exposed pad, which requires direct connection to a thermal plane per ST's AN5027 layout guidelines. The SPC5747CK1MKU6 maintains full functionality and ECC integrity across this range.
Does the SPC5747CK1MKU6 support CAN FD, and how many channels are available?
Yes, the SPC5747CK1MKU6 supports CAN FD on all eight integrated FlexCAN modules, each configurable for classic CAN or CAN FD operation up to 5 Mbit/s arbitration and 8 Mbit/s data phase. These channels are independently clocked and support programmable bit timing, loopback self-test, and hardware timestamping. The SPC5747CK1MKU6 implements CAN FD per ISO 11898-1:2015 and is validated for use in automotive gateway applications requiring high-bandwidth inter-domain communication.
What safety certifications apply to the SPC5747CK1MKU6?
The SPC5747CK1MKU6 is certified to ISO 26262 ASIL-B at the device level, with supporting documentation including FMEDA reports, safety manuals, and diagnostic coverage analysis. It integrates hardware safety features including end-to-end ECC, dual-core lockstep mode, Fault Collection and Control Unit (FCCU), System Memory Protection Units (SMPU), and hardware watchdog timers. These capabilities are implemented per ST's SPC5747C Functional Safety Concept and validated in production silicon - not derived from MPC5748G family data.
Is the SPC5747CK1MKU6 pin-compatible with other members of the SPC574x family?
No, the SPC5747CK1MKU6 is not pin-compatible with SPC5746C or SPC5748C variants due to differences in peripheral mapping, power domain assignment, and safety signal routing - even though all share the 176-pin LQFP-EP package. For example, FSM0/FSM1 safety monitor pins and specific FlexRay differential pairs are unique to the SPC5747C pinout. Migration requires PCB redesign and firmware adaptation; ST does not publish drop-in replacement claims between these derivatives.
What debug interface does the SPC5747CK1MKU6 support, and is Nexus Class 3+ available?
The SPC5747CK1MKU6 supports IEEE-ISTO 5001-2008 Nexus Class 3+ debug via its JTAG/cJTAG interface, enabling real-time trace, non-intrusive core observation, and safety-critical breakpoint injection. Both e200z4 cores and the e200z2 core implement full Nexus 3+ compliance, including data trace, program trace, and stimulus control. This capability is documented in ST's SPC5747C Reference Manual RM0432 and validated using Lauterbach TRACE32 tools - confirming deterministic debug access without compromising ASIL-B runtime integrity.
SPC5747CK1MKU6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5747CK1MKU6 FAQ
1.How can I place an order for SPC5747CK1MKU6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5747CK1MKU6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5747CK1MKU6 reliable?
The price and inventory of SPC5747CK1MKU6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5747CK1MKU6 is usually 5 days.
3.What payment methods are accepted for SPC5747CK1MKU6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5747CK1MKU6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5747CK1MKU6?
SPC5747CK1MKU6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5747CK1MKU6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5747CK1MKU6?
For technical support, including SPC5747CK1MKU6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5747CK1MKU6 requirements.
6.How does Aetrix verify that SPC5747CK1MKU6 is sourced from the original manufacturer or authorized distributors?
All SPC5747CK1MKU6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5747CK1MKU6 meets industry standards.
7.What is the process for return or replacement of SPC5747CK1MKU6?
All SPC5747CK1MKU6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5747CK1MKU6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5747CK1MKU6 part is unused and in its original packaging.
Return procedure for SPC5747CK1MKU6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5747CK1MKU6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
