NXP Semiconductors SPC5747CK1MMJ6R
- Part No.:
- SPC5747CK1MMJ6R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
SPC5747CK1MMJ6R.pdf
- Description:
- IC MCU 32BIT 4MB FLSH 256MAPPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,209
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5747CK1MMJ6R from NXP Semiconductors is a 32-bit Power Architecture® automotive microcontroller featuring dual e200Z4 cores (160 MHz) and one e200Z2 core (80 MHz), 4 MB on-chip flash, 512 KB SRAM with end-to-end ECC, and integrated FlexCAN, LIN, DSPI, ADC, and Ethernet interfaces. It targets automotive gateway and body control modules requiring ASIL-B functional safety compliance.
For engineers reviewing the SPC5747CK1MMJ6R datasheet, SPC5747CK1MMJ6R pinout, SPC5747CK1MMJ6R application, or SPC5747CK1MMJ6R equivalent, this page delivers verified technical context, package mapping to 256-pin MAPBGA (MJ), validated pin functions, real-world use scenarios in vehicle networking and domain controllers, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The SPC5747CK1MMJ6R implements a triple-core architecture with two high-performance e200Z4 CPUs supporting single-precision floating-point and VLE encoding, plus one e200Z2 CPU for deterministic low-latency tasks. All cores operate under full end-to-end ECC protection across bus transactions, covering 64-bit data and 29-bit addresses.
Its memory subsystem includes 4 MB flash (with RWW capability across 16 KB–64 KB data blocks), 512 KB SRAM distributed across three ports, and dual SMPUs (12-region each). Peripheral integration includes eight FlexCAN modules (CAN FD-capable), 18 LINFlexD channels, four DSPI, six SPI, four I²C, three SAI, ENET complex with AVB/1588 support, and dual-channel FlexRay - all accessible via multiple crossbar switches.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | 2× e200Z4 @ 160 MHz + 1× e200Z2 @ 80 MHz - enables parallel real-time task partitioning with hardware-isolated execution domains |
| Flash Memory | 4 MB with RWW support - allows concurrent code execution and firmware update without system interruption |
| SRAM | 512 KB across three ports with ECC - provides fault-tolerant data buffering for safety-critical communication stacks |
| Functional Safety | ISO 26262 ASIL-B certified - supports automotive safety mechanisms including FCCU fault collection and HSMv2 security co-processor |
| Communication Interfaces | 8× FlexCAN (FD), 18× LINFlexD, 4× DSPI, 6× SPI, 4× I²C, ENET w/ AVB/1588 - meets multi-bus vehicle networking requirements for gateway consolidation |
| Package | 256-pin MAPBGA (MJ) - supports high I/O density and thermal management in compact automotive ECUs |
| Operating Temperature | –40 °C to +125 °C ambient - qualified for under-hood and chassis-mounted automotive applications |
Pinout & Package
SPC5747CK1MMJ6R is housed in a 256-pin MAPBGA (package code MJ), 15 mm × 15 mm, 0.8 mm pitch, thermally enhanced with exposed thermal pad. Pinout conforms to NXP's MPC5747G family layout per datasheet Figure 9-1 and Table 9-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply inputs | Independent 3.3 V or 5 V supplies for I/O banks - enables mixed-voltage interface design with configurable voltage domains |
| VDD_LV | Core logic supply input | 1.2–1.32 V regulated supply for CPU and memory subsystems - requires external decoupling per Table 8 (Cfp_reg = 1.32–3 µF) |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal - provides primary clock source for FMPLL with ±50 ppm stability over temperature |
| SXOSC_IN / SXOSC_OUT | 32 kHz crystal interface | Enables RTC and low-power wake-up - operates independently during stop modes with dedicated SIRC backup |
| RESET_B | Active-low reset input | Asynchronous reset assertion resets all domains - compatible with external watchdog or power monitor circuits |
| BOOT_MODE[1:0] | Boot configuration pins | Determines boot source (flash, BAF via LIN/SCI, or debug) at power-on - latched during POR sequence |
Key Features
| Feature | Design Value |
|---|---|
| Dual e200Z4 Core Architecture | Enables lockstep or split-mode operation for ASIL-B diagnostics - supports time-triggered execution with PIT/STM timers |
| End-to-End ECC Protection | Covers all bus masters, flash, SRAM, and peripherals - detects and corrects single-bit errors, detects double-bit faults in real time |
| Configurable I/O Domains | Isolates FlexCAN, LINFlex, Ethernet, and USB I/O banks - prevents cross-domain noise coupling and simplifies PCB routing |
| HSMv2 Security Module | Provides AES-128/256, SHA-256, RSA-2048 acceleration and secure key storage - enables OTA firmware authentication and secure boot |
| Multi-Queue Ethernet with AVB/1588 | Supports time-synchronized audio/video streaming and deterministic network traffic shaping - meets IEEE 802.1AS timing accuracy requirements |
Applications
| Automotive Gateway Controller | Body Control Module (BCM) |
|---|---|
Use Scenario: Centralized communication hub between CAN FD, LIN, FlexRay, and Ethernet domains in modern E/E architectures. IC Role / Device Role / Timing Role: Primary gateway MCU managing protocol translation, message routing, and network security enforcement. Use Value: 8× CAN FD channels and dual Ethernet with AVB/1588 enable deterministic inter-domain messaging and OTA update delivery with sub-millisecond latency. | Use Scenario: Integrated control of lighting, door locks, window lifts, and HVAC actuators in premium vehicles. IC Role / Device Role / Timing Role: Real-time I/O manager with LINFlexD-driven slave nodes and PWM-controlled LED drivers. Use Value: 18 LINFlexD modules and 96 eMIOS timer channels allow precise synchronization of 20+ lighting zones and motor position feedback loops. |
| Chassis Domain Controller | ADAS Sensor Fusion Hub |
Use Scenario: Consolidated control of brake-by-wire, steering assist, and suspension systems requiring functional safety. IC Role / Device Role / Timing Role: ASIL-B-certified host processor executing safety monitors, sensor diagnostics, and actuator command arbitration. Use Value: Dual SMPUs (12-region each), FCCU fault reporting, and HSMv2 enable ISO 26262-compliant software partitioning and runtime integrity checking. | Use Scenario: Aggregation and preprocessing of radar, camera, and ultrasonic sensor data before forwarding to central ADAS ECU. IC Role / Device Role / Timing Role: High-throughput data concentrator with DMA-accelerated SPI/DSPI and timestamped ADC sampling. Use Value: 32-channel eDMA with DMAMUX, dual ADC (10-bit + 12-bit), and cross-trigger unit enable synchronized multi-sensor capture at ≤1 µs jitter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748G | 6 MB flash, 768 KB SRAM, 3× e200Z4 cores, additional Ethernet switch and USB OTG/SPH | Targeted at higher-tier gateways requiring dual Ethernet L2 switching and USB connectivity | Select MPC5748G when >4 MB flash, >512 KB SRAM, or USB/second Ethernet are required; SPC5747CK1MMJ6R offers cost-optimized footprint for mid-tier gateways |
| SPC5746GK1MMJ6R | 3 MB flash, 512 KB SRAM, single e200Z4 core, no FlexRay or second Ethernet | Designed for entry-level body control and lighting modules with reduced peripheral count | Choose SPC5746GK1MMJ6R for cost-sensitive BCMs where 8× CAN FD and FlexRay are unnecessary; SPC5747CK1MMJ6R adds gateway-class connectivity |
Compared with MPC5748G, SPC5747CK1MMJ6R reduces flash by 2 MB and omits USB/second Ethernet but retains identical pinout, core architecture, and safety features - making it ideal for scalable gateway designs. Against SPC5746GK1MMJ6R, it adds a second e200Z4 core and FlexRay, enabling higher-bandwidth domain consolidation without changing PCB layout.
Availability
SPC5747CK1MMJ6R is available at Aetrix Electronics and suitable for automotive gateway controllers, body control modules, chassis domain controllers, and ADAS sensor fusion hubs requiring stable component supply across extended production lifecycles.
Supply support for SPC5747CK1MMJ6R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The SPC5747CK1MMJ6R belongs to NXP's SPC57xx automotive microcontroller family, designed specifically for ASIL-B-compliant vehicle networking, domain control, and electrification systems with integrated safety and security hardware.
FAQ
What is the maximum operating frequency of the SPC5747CK1MMJ6R CPU cores?
The SPC5747CK1MMJ6R integrates two e200Z4 cores operating at up to 160 MHz and one e200Z2 core at up to 80 MHz. These frequencies are guaranteed across the full –40 °C to +125 °C ambient temperature range per NXP's qualification testing and are supported by the FMPLL clock generation circuitry with 8–40 MHz external crystal input. The SPC5747CK1MMJ6R datasheet specifies these values in Section 4.2 under recommended operating conditions.
Does the SPC5747CK1MMJ6R support CAN FD communication?
Yes, the SPC5747CK1MMJ6R supports CAN FD on all eight integrated FlexCAN modules. This capability is explicitly confirmed in the MPC5748G family datasheet Table 1, which lists "8 with optional CAN FD support" for MPC5747G and MPC5748G derivatives, and is reinforced by the block diagram showing "All FlexCANs optionally support CAN FD". The SPC5747CK1MMJ6R inherits this feature as an MPC5747G variant with MJ package and 160 MHz e200Z4 cores.
What package type and pin count does the SPC5747CK1MMJ6R use?
The SPC5747CK1MMJ6R uses a 256-pin MAPBGA package (package code MJ), measuring 15 mm × 15 mm with 0.8 mm pitch and an exposed thermal pad. This matches the MPC5747G family specification in Table 1 of the datasheet and is distinct from the 176-pin LQFP-EP (KU) and 324-pin MAPBGA (MN) variants. The MJ package enables high I/O density while maintaining thermal performance for automotive under-hood environments.
How much on-chip flash and SRAM does the SPC5747CK1MMJ6R include?
The SPC5747CK1MMJ6R includes 4 MB of on-chip flash memory and 512 KB of on-chip SRAM. This is confirmed by Table 1 in the MPC5748G family datasheet, where MPC5747G is specified with "4 MB" flash and "512 KB" RAM. Flash is organized into 256 KB blocks (0x01000000–0x013FFFFF) with RWW capability across data flash regions, and SRAM is distributed across three ports with ECC protection.
Is the SPC5747CK1MMJ6R qualified for automotive functional safety standards?
Yes, the SPC5747CK1MMJ6R is designed to meet ISO 26262 ASIL-B requirements. The MPC5747G derivative shares the same safety architecture as the MPC5748G family, including end-to-end ECC, dual SMPUs, FCCU fault collection, HSMv2 security module, and diagnostic timer resources. NXP documents ASIL-B certification for the MPC5747G family in the datasheet Section 2 ("Family comparison") and associated safety manuals, confirming its suitability for automotive safety-related systems.
SPC5747CK1MMJ6R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- MPC57xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 178
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5747CK1MMJ6R FAQ
1.How can I place an order for SPC5747CK1MMJ6R through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5747CK1MMJ6R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5747CK1MMJ6R reliable?
The price and inventory of SPC5747CK1MMJ6R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5747CK1MMJ6R is usually 5 days.
3.What payment methods are accepted for SPC5747CK1MMJ6R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5747CK1MMJ6R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5747CK1MMJ6R?
SPC5747CK1MMJ6R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5747CK1MMJ6R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5747CK1MMJ6R?
For technical support, including SPC5747CK1MMJ6R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5747CK1MMJ6R requirements.
6.How does Aetrix verify that SPC5747CK1MMJ6R is sourced from the original manufacturer or authorized distributors?
All SPC5747CK1MMJ6R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5747CK1MMJ6R meets industry standards.
7.What is the process for return or replacement of SPC5747CK1MMJ6R?
All SPC5747CK1MMJ6R units undergo pre-shipment inspection (PSI). If there is an issue with SPC5747CK1MMJ6R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5747CK1MMJ6R part is unused and in its original packaging.
Return procedure for SPC5747CK1MMJ6R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5747CK1MMJ6R Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

