My Inquiry
My Account
NXP Semiconductors SPC5747CK1VMJ6
- Part No.:
- SPC5747CK1VMJ6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
SPC5747CK1VMJ6.pdf
- Description:
- IC MCU 32BIT 4MB FLSH 256MAPPBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,967
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5747CK1VMJ6 from NXP Semiconductors is an automotive-qualified Power Architecture® microcontroller featuring dual e200z4 cores (160 MHz) and one e200z2 core (80 MHz), 4 MB on-chip flash, 512 KB SRAM with end-to-end ECC, and integrated FlexCAN3 with FD support. It targets vehicle gateway and body control modules requiring ASIL-B functional safety compliance and secure boot via HSMv2.
For engineers reviewing the SPC5747CK1VMJ6 datasheet, SPC5747CK1VMJ6 pinout, SPC5747CK1VMJ6 application, or SPC5747CK1VMJ6 equivalent, this device delivers deterministic real-time performance for multi-protocol vehicle networking, hardware-accelerated security, and mixed-signal control in engine management, chassis domain controllers, and ADAS sensor fusion interfaces.
Technical Context
The SPC5747CK1VMJ6 implements a triple-core heterogeneous architecture: two high-performance e200z4 CPUs with single-precision FPU, VLE encoding, and 8 KB/4 KB instruction/data caches, plus one e200z2 CPU optimized for low-latency background tasks. All cores share a unified memory map with ECC-protected 64-bit AHB interconnect and SMPU-based memory protection.
Its peripheral subsystem includes eight FlexCAN3 modules (all CAN FD-capable), four DSPI, six SPI, 18 LINFlexD channels, three SAI audio interfaces, dual Ethernet MACs with AVB/1588 support, and dual-channel FlexRay 2.1 - all accessible via concurrent crossbar switching and managed by a 32-channel eDMA controller with DMAMUX routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | 2× e200z4 @ 160 MHz + 1× e200z2 @ 80 MHz; enables parallel real-time task partitioning with hardware FPU for motor control math. |
| Flash Memory | 4 MB on-chip flash with triple-port controller and EEE emulation; supports RWW operation for safe firmware updates without halting execution. |
| SRAM | 512 KB on-chip SRAM across three ports with end-to-end SECDED ECC; ensures data integrity for safety-critical variables and stack buffers. |
| Functional Safety | ISO 26262 ASIL-B certified; includes FCCU fault collection, BIST (MBIST/LBIST), and lockstep-ready peripherals for diagnostic coverage. |
| Communication | 8× FlexCAN3 (CAN FD), 18× LINFlexD, 4× DSPI, 6× SPI, 2× ENET (MII/RMII + AVB/1588), 2× FlexRay; enables full-vehicle network convergence. |
| Security | HSMv2 with AES-128/256, SHA-256, RSA-2048, and secure boot; provides hardware-enforced key lifecycle management and tamper detection. |
| Package | 256-pin MAPBGA (MJ); 15 × 15 mm, 0.8 mm pitch; supports automotive thermal cycling and high I/O density for gateway routing. |
Pinout & Package
SPC5747CK1VMJ6 is housed in a 256-pin MAPBGA (package code MJ), 15 mm × 15 mm, 0.8 mm ball pitch, with exposed thermal pad. Pin functions are organized into dedicated I/O domains for CAN, LIN, Ethernet, USB, and general-purpose use, with configurable voltage domains (3.3 V / 5 V).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage IO supply inputs | Independent 3.3 V or 5 V supplies per domain; enable mixed-voltage interface to legacy CAN transceivers, LIN drivers, and 5 V sensors. |
| VDD_LV | Core logic supply input | 1.2–1.32 V regulated supply for e200z4/z2 cores; requires external decoupling per NXP layout guidelines to maintain timing closure. |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | 8–40 MHz external crystal connection; feeds FMPLL for precise clock generation across all domains including CAN FD bit timing. |
| CAN0_TX / CAN0_RX | FlexCAN3 channel 0 differential pair | Direct connection to ISO 11898-2 compliant transceiver; supports bit rates up to 5 Mbps with built-in loopback and self-test modes. |
| ETH0_MDC / ETH0_MDIO | ENET0 management interface | IEEE 802.3-compliant MDIO/MDC bus for PHY configuration; enables dynamic link negotiation and AVB stream registration. |
| JTAG_TCK / JTAG_TMS / JTAG_TDI / JTAG_TDO | Nexus Class 3+ debug interface | IEEE-ISTO 5001-2008 compliant trace and debug port; supports real-time instruction tracing, breakpoint injection, and secure debug authentication. |
Key Features
| Feature | Design Value |
|---|---|
| Dual e200z4 Core Lockstep Option | Enables ASIL-D capable safety islands via software-configurable lockstep mode with automatic fault detection and failover. |
| Triple-Port Flash Controller | Allows simultaneous read, program, and erase operations - critical for zero-downtime OTA updates in connected vehicles. |
| Configurable I/O Domains | Permits independent voltage assignment (3.3 V / 5 V) to CAN, LIN, Ethernet, and GPIO banks - eliminates level-shifter components. |
| Hardware Security Module v2 (HSMv2) | Offloads cryptographic operations (AES, SHA, RSA) from application cores, reducing latency and preventing side-channel leakage in secure boot flows. |
| WKPU Wake-Up Controller | Monitors 128 configurable pins for edge-triggered wake events; enables ultra-low-power sleep modes (< 50 µA) while retaining CAN/LIN bus activity detection. |
Applications
| Vehicle Gateway | Chassis Domain Controller |
|---|---|
Use Scenario: Aggregating CAN FD, LIN, FlexRay, and Ethernet traffic between powertrain, ADAS, and infotainment domains. IC Role / Device Role / Timing Role: Central protocol translator and message router with hardware-accelerated filtering, prioritization, and time-synchronized forwarding. Use Value: Reduces gateway ECU BOM cost by consolidating eight CAN FD channels, dual FlexRay, and AVB Ethernet into a single die with deterministic latency under 50 µs. |
Use Scenario: Managing brake-by-wire, steering angle sensing, suspension control, and tire pressure monitoring across multiple ECUs. IC Role / Device Role / Timing Role: Real-time safety monitor coordinating actuator commands, sensor fusion, and fault isolation using SMPU-protected memory partitions. Use Value: Achieves ASIL-B compliance through hardware ECC, FCCU fault logging, and lockstep-capable e200z4 cores - eliminating need for external safety monitors. |
| Engine Control Unit (ECU) | ADAS Sensor Fusion Hub |
Use Scenario: Closed-loop fuel injection, ignition timing, and exhaust gas recirculation control with real-time torque calculation and OBD-II diagnostics. IC Role / Device Role / Timing Role: Primary computation engine executing control algorithms at 10 kHz loop rate with FPU-assisted floating-point math and ADC-triggered PWM synchronization. Use Value: Delivers <1 µs jitter on eMIOS timer outputs and sub-microsecond ADC conversion triggering - meeting stringent ISO 16750-2 transient immunity requirements. |
Use Scenario: Time-aligning radar, camera, ultrasonic, and IMU data streams for object tracking and path prediction in L2+ systems. IC Role / Device Role / Timing Role: High-bandwidth sensor aggregator with hardware timestamping (RTC + PIT), cross-triggered ADC sampling, and SAI-linked audio alert generation. Use Value: Enables nanosecond-precision time synchronization across heterogeneous sensors using hardware PTP stack and 1588-aware Ethernet MACs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748GK1VMJ6 | 6 MB flash, 768 KB SRAM, additional e200z4 core, dual Ethernet switch, HSMv2 standard | Targeted at higher-tier gateways requiring >4 MB firmware, dual-LAN routing, and enhanced security certification scope | Select when firmware complexity exceeds 4 MB or dual Ethernet switching is required; otherwise SPC5747CK1VMJ6 offers optimal cost/performance balance. |
| SPC5746CK1VMJ6 | 3 MB flash, 512 KB SRAM, no HSMv2, only 6 FlexCAN3 channels, no FlexRay or Ethernet | Suitable for entry-level body control modules with limited communication bandwidth and no functional safety certification needs | Choose for cost-sensitive non-safety applications where CAN FD count ≤6 and no Ethernet/FlexRay is needed; lacks ASIL-B qualification. |
Compared with MPC5748GK1VMJ6, SPC5747CK1VMJ6 reduces flash capacity and removes one e200z4 core to lower cost while retaining full ASIL-B capability and eight CAN FD channels; versus SPC5746CK1VMJ6, it adds HSMv2, FlexRay, and dual Ethernet - enabling scalable gateway architectures without redesign.
Availability
SPC5747CK1VMJ6 is available at Aetrix Electronics and suitable for vehicle gateway systems, chassis domain controllers, and engine management units requiring stable component supply across extended automotive temperature ranges (–40°C to +125°C).
Supply support for SPC5747CK1VMJ6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Power Architecture® and functional safety.
The SPC5747CK1VMJ6 belongs to NXP's SPC57 family of automotive MCUs, designed specifically for ASIL-B-certified vehicle networking, domain control, and real-time embedded control in harsh environments.
FAQ
What is the maximum operating frequency of each CPU core in the SPC5747CK1VMJ6?
The SPC5747CK1VMJ6 integrates two e200z4 cores rated at 160 MHz and one e200z2 core rated at 80 MHz. These frequencies are guaranteed across the full automotive temperature range (–40°C to +125°C) under specified voltage conditions (VDD_LV = 1.2–1.32 V). The SPC5747CK1VMJ6 datasheet confirms these values in Section 4.2 and Table 1 of the family comparison.
Does the SPC5747CK1VMJ6 support CAN FD, and how many channels are available?
Yes, the SPC5747CK1VMJ6 supports CAN FD on all eight FlexCAN3 modules. Each channel operates up to 5 Mbps with programmable data phase timing and built-in CRC acceleration. This capability is explicitly documented in the "Communication" section of the MPC5748G datasheet, which applies to the SPC5747C variant per Table 1 family comparison.
What package type and pin count does the SPC5747CK1VMJ6 use?
The SPC5747CK1VMJ6 uses a 256-ball MAPBGA package (code MJ), measuring 15 mm × 15 mm with 0.8 mm pitch and an exposed thermal pad. This package is confirmed in the ordering information section (3.2) of the MPC5748G datasheet, where "MJ" maps directly to the 256-pin MAPBGA option for SPC5747C devices.
Is hardware security module (HSMv2) included in the SPC5747CK1VMJ6?
Yes, the SPC5747CK1VMJ6 includes HSMv2 as a standard feature. It provides dedicated AES-128/256, SHA-256, and RSA-2048 acceleration, secure key storage, and tamper-resistant boot ROM - all verified in the "Security" section and Table 1 family comparison of the MPC5748G datasheet, where "SPC5747C" is marked with HSMv2 support.
What is the flash memory size and ECC implementation for the SPC5747CK1VMJ6?
The SPC5747CK1VMJ6 contains 4 MB of on-chip flash memory with end-to-end SECDED ECC covering both 64-bit data and 29-bit address paths. This ECC protection applies to all bus transactions involving flash, as confirmed in the "Features" list and Table 1 family comparison, where "SPC5747C" is specified with "4 MB" flash and "End to end ECC".
SPC5747CK1VMJ6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- MPC57xx
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 178
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5747CK1VMJ6 FAQ
1.How can I place an order for SPC5747CK1VMJ6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5747CK1VMJ6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5747CK1VMJ6 reliable?
The price and inventory of SPC5747CK1VMJ6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5747CK1VMJ6 is usually 5 days.
3.What payment methods are accepted for SPC5747CK1VMJ6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5747CK1VMJ6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5747CK1VMJ6?
SPC5747CK1VMJ6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5747CK1VMJ6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5747CK1VMJ6?
For technical support, including SPC5747CK1VMJ6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5747CK1VMJ6 requirements.
6.How does Aetrix verify that SPC5747CK1VMJ6 is sourced from the original manufacturer or authorized distributors?
All SPC5747CK1VMJ6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5747CK1VMJ6 meets industry standards.
7.What is the process for return or replacement of SPC5747CK1VMJ6?
All SPC5747CK1VMJ6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5747CK1VMJ6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5747CK1VMJ6 part is unused and in its original packaging.
Return procedure for SPC5747CK1VMJ6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5747CK1VMJ6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
