My Inquiry
My Account
NXP Semiconductors SPC5747GK1MKU6R
- Part No.:
- SPC5747GK1MKU6R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5747GK1MKU6R.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 176LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,464
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5747GK1MKU6R from NXP Semiconductors is an automotive-qualified Power Architecture® microcontroller featuring dual e200Z4 cores (160 MHz) and one e200Z2 core (80 MHz), 4 MB on-chip flash, 512 KB SRAM with end-to-end ECC, and integrated FlexCAN3 with FD support. It targets vehicle gateway and body control modules requiring ASIL-B functional safety compliance, real-time deterministic execution, and multi-protocol communication in harsh environments.
For engineers reviewing the SPC5747GK1MKU6R datasheet, SPC5747GK1MKU6R pinout, SPC5747GK1MKU6R application, or SPC5747GK1MKU6R equivalent, this part delivers verified CAN FD, LIN, Ethernet, and FlexRay connectivity alongside hardware security (HSMv2 option), SMPU-based memory protection, and production-ready automotive qualification (-40°C to +125°C).
Technical Context
The SPC5747GK1MKU6R implements a tri-core architecture with two high-performance e200Z4 CPUs (160 MHz, VLE, single-precision FPU, 8 KB I-cache/4 KB D-cache) and one e200Z2 CPU (80 MHz, VLE). All cores operate under end-to-end ECC protection covering 64-bit data and 29-bit addresses across bus transactions.
Its peripheral set includes eight FlexCAN3 modules (all supporting CAN FD), 18 LINFlexD channels, four DSPI, six SPI, four I²C, three SAI audio interfaces, dual-channel FlexRay 2.1, 10-bit and 12-bit ADCs, and a 3-port flash controller with 3 page buffers - all managed via a multi-crossbar switch enabling concurrent access by multiple bus masters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Configuration | 2× e200Z4 @ 160 MHz + 1× e200Z2 @ 80 MHz; enables parallel real-time task partitioning with deterministic latency. |
| Flash Memory | 4 MB on-chip flash with triple-port controller and 3 page buffers; supports zero-wait-state execution and concurrent read/program operations. |
| SRAM | 512 KB on-chip SRAM across three RAM ports with ECC; provides fault-tolerant data storage for safety-critical variables. |
| Functional Safety | ISO 26262 ASIL-B certifiable functions including ECC, SMPU, FCCU, and lockstep-capable peripherals; meets automotive safety requirements. |
| Communication Interfaces | 8× FlexCAN3 (CAN FD), 18× LINFlexD, 4× DSPI, 6× SPI, 4× I²C, 2× ENET (MII/RMII + IEEE 1588), FlexRay 2.1; enables full-vehicle network integration. |
| Package & Temperature | 176-pin LQFP-EP (KU), -40°C to +125°C ambient operating range; qualified for under-hood automotive applications. |
| Security | HSMv2 optional; supports secure boot, cryptographic acceleration (AES/SHA/RSA), and life-cycle management via PASS/TDM. |
Pinout & Package
SPC5747GK1MKU6R is housed in a 176-pin Low-Profile Quad Flat Package with Exposed Pad (LQFP-EP), optimized for thermal dissipation in automotive ECU designs. Pin assignments follow NXP's standardized MPC574xG family layout, with dedicated power domains (VDD_HV_A/B/C, VDD_LV), I/O banks supporting configurable voltage levels (3.3 V or 5 V), and dedicated JTAG/cJTAG debug interfaces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply inputs | Independent 3.3 V or 5 V supplies for I/O banks; enable mixed-voltage interface design without level shifters. |
| VDD_LV | Core logic supply input | 1.2–1.32 V regulated supply for e200Z4/Z2 cores; requires external decoupling per NXP spec (Cfp_reg = 1.32–3 µF). |
| RESET_B | Active-low reset input | Asynchronous reset assertion resets all cores, peripherals, and clock domains; compatible with external watchdog or power monitor ICs. |
| JTAG_TCK / TMS / TDI / TDO | Nexus Class 3+ debug interface | IEEE-ISTO 5001-2008 compliant debug port supporting real-time trace, non-intrusive profiling, and safety verification. |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal; feeds FMPLL for system clock generation with frequency modulation capability. |
| ETH_RXD0–3 / ETH_TXD0–3 | Ethernet physical layer interface | Dedicated RMII/MII pins for 10/100 Mbps Ethernet; supports AVB, IEEE 1588 timestamping, and multi-queue operation. |
Key Features
| Feature | Design Value |
|---|---|
| Tri-core deterministic execution | Two 160 MHz e200Z4 cores + one 80 MHz e200Z2 core enable independent safety and application partitions with guaranteed timing isolation. |
| End-to-end ECC memory protection | SECDED coverage across flash, SRAM, and all bus transactions ensures single-bit correction and double-bit detection for ASIL-B compliance. |
| Multi-protocol automotive networking | 8 CAN FD channels + 18 LIN + FlexRay + Ethernet provide full-vehicle domain controller connectivity without external bridge ICs. |
| Hardware Security Module (HSMv2) | Optional embedded HSM supports secure boot, key provisioning, AES-128/256, SHA-256, RSA-2048, and tamper-resistant life-cycle management. |
| Configurable I/O domains | I/O banks independently assignable to FlexCAN, LINFlex, Ethernet, USB, or general-purpose use; simplifies PCB routing and voltage domain planning. |
Applications
| Automotive Gateway Controller | Body Control Module (BCM) |
|---|---|
Use Scenario: Centralized vehicle network hub aggregating CAN FD, LIN, FlexRay, and Ethernet traffic between domain ECUs. IC Role / Device Role / Timing Role: Primary gateway MCU managing protocol translation, message routing, and diagnostics over multiple buses with <100 µs latency. Use Value: Eliminates need for discrete protocol bridges; reduces BOM cost and board space while enabling OTA update orchestration across domains. |
Use Scenario: Integrated control of lighting, door locks, window lifts, HVAC actuators, and seat position in premium vehicles. IC Role / Device Role / Timing Role: Real-time deterministic controller executing safety-critical actuator sequencing and fault monitoring within 5 ms response windows. Use Value: Leverages on-chip eMIOS (96 channels) and PWM timers for precise motor control, reducing external driver count and improving EMC robustness. |
| Electric Powertrain Interface | Advanced Driver Assistance Systems (ADAS) Sensor Hub |
Use Scenario: High-reliability interface between battery management system (BMS), inverter, and vehicle controller in EV platforms. IC Role / Device Role / Timing Role: Safety-monitored communication node handling ISO 26262-compliant CAN FD messages and analog sensor inputs (voltage/current/temp). Use Value: On-chip 10-bit/12-bit ADCs with cross-trigger synchronization to eMIOS timers enable synchronized sampling of critical powertrain parameters. |
Use Scenario: Aggregation and preprocessing of radar, camera, and ultrasonic sensor data before forwarding to central ADAS processor. IC Role / Device Role / Timing Role: Time-synchronized data acquisition node using SAI interfaces for audio sensors and FlexCAN for radar metadata exchange. Use Value: Fractional clock dividers (FCD) and SAI interfaces support precise audio sampling alignment across distributed sensors, improving noise cancellation accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748GK1MJUR | 6 MB flash, 768 KB SRAM, 256-pin MAPBGA; adds second Ethernet controller and optional HSMv2. | Targeted at higher-integration gateways requiring dual Ethernet AVB domains and enhanced security. | Select when >4 MB flash, >512 KB SRAM, or dual ENET is required; not pin-compatible due to BGA package. |
| SPC5746GK1MKU6R | 3 MB flash, 512 KB SRAM, no FlexRay, no second Ethernet; same 176-LQFP package and core configuration. | Suitable for cost-sensitive body control or chassis modules where FlexRay and dual Ethernet are unused. | Drop-in replacement for reduced-feature applications; identical pinout and footprint enables reuse of existing PCB layouts. |
Compared with SPC5747GK1MKU6R, MPC5748GK1MJUR offers greater memory and dual Ethernet but requires BGA re-layout, while SPC5746GK1MKU6R provides identical packaging and core performance at lower memory density-making it a direct fit for scaled-down gateway implementations.
Availability
SPC5747GK1MKU6R is available at Aetrix Electronics and suitable for automotive gateway controllers, body control modules, electric powertrain interfaces, and ADAS sensor hubs requiring stable component supply across extended product lifecycles.
Supply support for SPC5747GK1MKU6R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in functional safety and automotive-grade microcontrollers.
The SPC5747GK1MKU6R belongs to NXP's SPC574xG automotive microcontroller family, designed specifically for ASIL-B-certifiable vehicle gateway and domain controller applications demanding high integration, multi-protocol support, and long-term reliability.
FAQ
What is the maximum operating frequency of each CPU core in the SPC5747GK1MKU6R?
The SPC5747GK1MKU6R integrates two e200Z4 cores operating at up to 160 MHz and one e200Z2 core running at up to 80 MHz. These frequencies are validated across the full -40°C to +125°C temperature range and require adherence to specified core supply (VDD_LV = 1.2–1.32 V) and I/O supply (3.3 V or 5 V) conditions per the official datasheet.
Does the SPC5747GK1MKU6R support CAN FD, and how many channels are available?
Yes, the SPC5747GK1MKU6R supports CAN FD on all eight FlexCAN3 modules. Each channel operates at data rates up to 5 Mbps in FD mode and is fully compliant with ISO 11898-1:2015. The implementation includes programmable bit timing, flexible data length (up to 64 bytes), and built-in CRC protection for both classic and FD frames.
What package type and pin count does the SPC5747GK1MKU6R use?
The SPC5747GK1MKU6R uses a 176-pin Low-Profile Quad Flat Package with Exposed Pad (LQFP-EP), designated as package code KU. This RoHS-compliant package features an exposed thermal pad for enhanced heat dissipation and is qualified for automotive under-hood applications per AEC-Q100 Grade 0 standards.
Is hardware security (HSM) included in the SPC5747GK1MKU6R, or is it optional?
The SPC5747GK1MKU6R supports optional Hardware Security Module version 2 (HSMv2) as a configurable feature. When enabled, it provides secure boot, cryptographic acceleration (AES-128/256, SHA-256, RSA-2048), key provisioning, and tamper-resistant life-cycle management - all certified to Common Criteria EAL4+ and aligned with AUTOSAR SecOC requirements.
What is the flash memory capacity and architecture of the SPC5747GK1MKU6R?
The SPC5747GK1MKU6R contains 4 MB of on-chip flash memory organized into 16 blocks of 256 KB each, with triple-port access and three independent page buffers. This architecture enables zero-wait-state execution, concurrent read-while-write operations, and EEPROM emulation support (32–128 KB emulated EEPROM) for parameter storage.
SPC5747GK1MKU6R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4, e200z4
- Core Size:
- 32-Bit Tri-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 768K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5747GK1MKU6R FAQ
1.How can I place an order for SPC5747GK1MKU6R through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5747GK1MKU6R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5747GK1MKU6R reliable?
The price and inventory of SPC5747GK1MKU6R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5747GK1MKU6R is usually 5 days.
3.What payment methods are accepted for SPC5747GK1MKU6R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5747GK1MKU6R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5747GK1MKU6R?
SPC5747GK1MKU6R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5747GK1MKU6R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5747GK1MKU6R?
For technical support, including SPC5747GK1MKU6R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5747GK1MKU6R requirements.
6.How does Aetrix verify that SPC5747GK1MKU6R is sourced from the original manufacturer or authorized distributors?
All SPC5747GK1MKU6R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5747GK1MKU6R meets industry standards.
7.What is the process for return or replacement of SPC5747GK1MKU6R?
All SPC5747GK1MKU6R units undergo pre-shipment inspection (PSI). If there is an issue with SPC5747GK1MKU6R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5747GK1MKU6R part is unused and in its original packaging.
Return procedure for SPC5747GK1MKU6R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5747GK1MKU6R Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
