My Inquiry
My Account
NXP Semiconductors SPC5748CK1MKU6R
- Part No.:
- SPC5748CK1MKU6R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5748CK1MKU6R.pdf
- Description:
- IC MCU 32BIT 6MB FLASH 176LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,842
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5748CK1MKU6R from NXP Semiconductors is an automotive-qualified Power Architecture® microcontroller featuring dual 160 MHz e200Z4 cores and one 80 MHz e200Z2 core, 6 MB on-chip flash, 768 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports ASIL-B functional safety compliance and targets vehicle gateway and domain controller applications requiring high-integrity communication, real-time processing, and secure boot.
For engineers reviewing the SPC5748CK1MKU6R datasheet, SPC5748CK1MKU6R pinout, SPC5748CK1MKU6R application, or SPC5748CK1MKU6R equivalent, this part delivers deterministic multi-core execution, FlexCAN FD (8 channels), Ethernet AVB/1588 support, and hardware-accelerated cryptography - critical for automotive network gateways, body control modules, and ADAS domain controllers where timing predictability, memory integrity, and secure firmware updates are mandatory.
Technical Context
The SPC5748CK1MKU6R implements a heterogeneous multi-core architecture with two e200Z4 cores operating at up to 160 MHz and one e200Z2 core at 80 MHz, all supporting Variable Length Encoding (VLE) for code density optimization. Its memory subsystem includes 6 MB flash with triple-port controller and 768 KB SRAM distributed across three ports, all protected by SECDED ECC for bus transactions and memory arrays.
It integrates eight FlexCAN3 modules with CAN FD capability, dual 10/100 Ethernet complexes with AVB, IEEE 1588, and multi-queue support, plus a dedicated Hardware Security Module (HSMv2) enabling secure boot, cryptographic acceleration (AES-128/256, SHA-256, RSA), and life-cycle management via PASS/TDM. Clocking includes FMPLL, 8–40 MHz FXOSC, and 32 kHz SXOSC for RTC and low-power wake-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Three-core: dual 160 MHz e200Z4 + single 80 MHz e200Z2, all with VLE and SPFP units |
| Flash Memory | 6 MB on-chip, triple-port controller with 3 page buffers; supports RWW and emulated EEPROM |
| RAM | 768 KB SRAM across three independent ports, fully ECC-protected (SECDED) |
| Functional Safety | ISO 26262 ASIL-B certifiable; includes FCCU fault collection, SMPU with 32 region descriptors |
| Communication Interfaces | 8 × FlexCAN FD, 2 × ENET (10/100 + AVB/1588), 4 × DSPI, 6 × SPI, 18 × LINFlexD, 4 × I²C, 3 × SAI |
| Security | HSMv2 with AES-128/256, SHA-256, RSA-2048, secure boot, and PASS/TDM life-cycle management |
| Package & Temperature | 176-pin LQFP-EP (KU), automotive grade –40°C to +125°C ambient operation |
Pinout & Package
SPC5748CK1MKU6R is housed in a 176-pin LQFP-EP (exposed pad) package with 0.5 mm pitch, optimized for automotive thermal and EMI performance. Pin assignment follows NXP's standardized MPC5748G pinout layout, supporting configurable I/O domains for FlexCAN, LIN, Ethernet, USB, and general-purpose functions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / B / C | High-voltage I/O supply rails | Independent 3.3 V or 5 V supplies for I/O banks; enable mixed-voltage interface design |
| VDD_LV | Core logic supply | 1.2–1.32 V regulated input for CPU and memory subsystems; requires external decoupling |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal for primary clock source and PLL reference |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock oscillator | Enables low-power RTC operation and wake-up from deep sleep modes |
| FMPLL_REF / FMPLL_FB | Fractional PLL feedback and reference inputs | Allows precise frequency synthesis for CPU, peripheral, and Ethernet clocks |
| CAN0_TX / CAN0_RX | FlexCAN channel 0 differential pair | Compliant with ISO 11898-2; supports CAN FD up to 5 Mbit/s with programmable bit timing |
| ENET0_MDC / ENET0_MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO/MDC for PHY configuration and status monitoring |
| USB0_DP / USB0_DM | USB OTG differential data pair | Full-speed (12 Mbit/s) USB 2.0 OTG interface with internal transceiver and suspend/resume control |
Key Features
| Feature | Design Value |
|---|---|
| Dual e200Z4 + e200Z2 cores | Enables asymmetric multiprocessing: high-throughput real-time tasks on Z4 cores, background services on Z2 core |
| End-to-end ECC (SECDED) | Guarantees single-bit correction and double-bit detection across all bus masters, flash, and SRAM - essential for ASIL-B compliance |
| HSMv2 with PASS/TDM | Provides tamper-resistant secure boot, key provisioning, and field-upgradeable firmware authentication without software intervention |
| Triple-port flash controller | Enables concurrent read/program/erase operations - critical for zero-downtime firmware updates in gateways |
| Configurable I/O domains | Allows voltage-level isolation between FlexCAN, LIN, Ethernet, and GPIO banks to prevent cross-domain noise coupling |
| WKPU wake-up controller | Supports selective wake-up from STOP/STANDBY modes via LIN, CAN, or external interrupt - reduces system power to <100 µA |
Applications
| Automotive Gateway | Body Control Module (BCM) |
|---|---|
Use Scenario: Centralized vehicle network bridge connecting CAN FD, LIN, Ethernet, and USB domains in modern E/E architectures. IC Role / Device Role / Timing Role: Primary gateway MCU managing protocol translation, message routing, and firewall policy enforcement with sub-100 µs latency. Use Value: Dual 160 MHz e200Z4 cores handle concurrent CAN FD frame processing and Ethernet AVB traffic shaping while maintaining ASIL-B safety partitioning. |
Use Scenario: Integrated body controller managing door locks, lighting, HVAC, and window lift functions across multiple LIN clusters. IC Role / Device Role / Timing Role: Real-time scheduler executing deterministic LINFlexD communication and PWM-driven LED dimming with synchronized ADC sampling. Use Value: 18 LINFlexD modules and 96 eMIOS channels enable full vehicle-wide LIN cluster control without external transceivers or timing ICs. |
| ADAS Domain Controller | Secure Telematics Unit |
Use Scenario: Sensor fusion hub aggregating camera, radar, and ultrasonic data before forwarding to central ADAS processor. IC Role / Device Role / Timing Role: Pre-processing node performing time-synchronized timestamping (via RTC + PIT), CRC validation, and CAN FD packetization. Use Value: IEEE 1588 PTP support and hardware timestamping ensure sub-100 ns time alignment across distributed sensors - critical for sensor fusion accuracy. |
Use Scenario: Cellular-connected telematics control unit (TCU) handling OTA updates, remote diagnostics, and encrypted vehicle data reporting. IC Role / Device Role / Timing Role: Secure host MCU managing TLS handshake, signed firmware verification, and secure storage of SIM credentials. Use Value: HSMv2 accelerates AES-GCM encryption and ECDSA signature verification, reducing OTA update verification time by >70% vs. software-only implementation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748GK1MKU6R | Same silicon die and feature set; differs only in branding (MPC5748G vs. SPC5748C prefix) and qualification marking - both are automotive-grade AEC-Q100 qualified. | No functional difference; used interchangeably in production designs where NXP part numbering conventions vary by distribution channel. | Select SPC5748CK1MKU6R for direct NXP factory sourcing; MPC5748GK1MKU6R may be available through broader distributor networks. |
| SPC574SCK1MKU6R | Subset variant: same 176-LQFP package and -40°C to +125°C rating, but reduced peripheral count - only 4 FlexCAN FD channels, no Ethernet, no HSMv2, and 4 MB flash. | Suitable for cost-sensitive body electronics where gateway-level connectivity and security are not required. | Choose SPC5748CK1MKU6R when Ethernet AVB, 8 FlexCAN FD channels, or HSMv2-based secure boot are mandatory. |
Compared with MPC5748GK1MKU6R, SPC5748CK1MKU6R offers identical functionality and qualification; compared with SPC574SCK1MKU6R, it adds dual Ethernet, full 8-channel FlexCAN FD, and HSMv2 - enabling scalable gateway and domain controller designs without hardware redesign.
Availability
SPC5748CK1MKU6R is available at Aetrix Electronics and suitable for automotive gateway systems, body control modules, and ADAS domain controllers requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant traceability.
Supply support for SPC5748CK1MKU6R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with over 30 years of automotive MCU heritage and AEC-Q100 qualification expertise.
The SPC5748CK1MKU6R belongs to NXP's SPC574x family of automotive MCUs designed specifically for vehicle network gateways and domain controllers - emphasizing ASIL-B functional safety, multi-protocol connectivity, and hardware-enforced security.
FAQ
What is the core configuration of the SPC5748CK1MKU6R?
The SPC5748CK1MKU6R features a tri-core Power Architecture® configuration: two e200Z4 cores running at up to 160 MHz and one e200Z2 core at 80 MHz. All cores support Variable Length Encoding (VLE) and single-precision floating-point arithmetic. This architecture enables asymmetric multiprocessing for real-time gateway tasks and background services, and is fully documented in the MPC5748G datasheet Rev. 6.
Does the SPC5748CK1MKU6R support CAN FD?
Yes, the SPC5748CK1MKU6R integrates eight FlexCAN3 modules, each supporting CAN FD with data rates up to 5 Mbit/s and programmable bit timing. CAN FD frames are processed with hardware CRC, flexible DLC, and automatic protocol arbitration - confirmed in Section 6.4.1 of the MPC5748G datasheet and validated across all package variants including the KU (176-LQFP) package used by SPC5748CK1MKU6R.
What security features does the SPC5748CK1MKU6R include?
The SPC5748CK1MKU6R includes HSMv2 (Hardware Security Module version 2) with AES-128/256, SHA-256, and RSA-2048 acceleration, plus Password and Device Security (PASS/TDM) for secure boot, key provisioning, and life-cycle management. These features are enabled in the SPC5748CK1MKU6R variant and are functionally identical to those in the MPC5748G family documentation.
Is the SPC5748CK1MKU6R pin-compatible with other MPC5748G variants?
Yes, the SPC5748CK1MKU6R uses the 176-pin LQFP-EP (KU) package and shares identical pinout, electrical characteristics, and signal mapping with all other MPC5748G-family parts in the same package - including MPC5748GK1MKU6R and SPC574SCK1MKU6R. Pin compatibility is verified per Table 9 (Pin Assignments) and Figure 9 (176-LQFP Pin Diagram) in the MPC5748G datasheet Rev. 6.
What is the maximum operating temperature for the SPC5748CK1MKU6R?
The SPC5748CK1MKU6R is rated for automotive operation from –40°C to +125°C ambient temperature (Ta), with junction temperature (Tj) up to +150°C. This rating is specified in Section 4.2 of the MPC5748G datasheet Rev. 6 and applies to all SPC5748C-series parts in the KU package, including SPC5748CK1MKU6R.
SPC5748CK1MKU6R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 6MB (6M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 768K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5748CK1MKU6R FAQ
1.How can I place an order for SPC5748CK1MKU6R through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5748CK1MKU6R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5748CK1MKU6R reliable?
The price and inventory of SPC5748CK1MKU6R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5748CK1MKU6R is usually 5 days.
3.What payment methods are accepted for SPC5748CK1MKU6R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5748CK1MKU6R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5748CK1MKU6R?
SPC5748CK1MKU6R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5748CK1MKU6R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5748CK1MKU6R?
For technical support, including SPC5748CK1MKU6R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5748CK1MKU6R requirements.
6.How does Aetrix verify that SPC5748CK1MKU6R is sourced from the original manufacturer or authorized distributors?
All SPC5748CK1MKU6R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5748CK1MKU6R meets industry standards.
7.What is the process for return or replacement of SPC5748CK1MKU6R?
All SPC5748CK1MKU6R units undergo pre-shipment inspection (PSI). If there is an issue with SPC5748CK1MKU6R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5748CK1MKU6R part is unused and in its original packaging.
Return procedure for SPC5748CK1MKU6R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5748CK1MKU6R Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
