My Inquiry
My Account
NXP Semiconductors SPC5748GK1MKU6R
- Part No.:
- SPC5748GK1MKU6R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5748GK1MKU6R.pdf
- Description:
- IC MCU 32BIT 6MB FLASH 176LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,595
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5748GK1MKU6R from NXP Semiconductors is an automotive-qualified Power Architecture® microcontroller featuring dual 160 MHz e200Z4 cores and one 80 MHz e200Z2 core, 6 MB on-chip flash, 768 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports ASIL-B functional safety compliance and targets vehicle gateway, body control, and domain controller applications requiring high-integrity communication and real-time processing.
For engineers reviewing the SPC5748GK1MKU6R datasheet, SPC5748GK1MKU6R pinout, SPC5748GK1MKU6R application, or SPC5748GK1MKU6R equivalent, this page delivers verified technical context, validated pin mapping for the 176-pin LQFP-EP package, confirmed CAN FD/Ethernet/USB/FlexRay peripheral support, and two rigorously cross-referenced alternative parts for gateway-class automotive MCU selection.
Technical Context
The SPC5748GK1MKU6R implements a heterogeneous multi-core architecture: two e200Z4 cores execute at up to 160 MHz with single-precision floating-point units, VLE encoding, and 8 KB instruction / 4 KB data caches; one e200Z2 core runs at 80 MHz with VLE for code density. All cores share end-to-end ECC protection across bus transactions (64-bit data + 29-bit address), enforced by dual SMPUs with 16-region granularity per unit.
Its peripheral subsystem integrates eight FlexCAN3 modules with CAN FD support, dual 10/100 Ethernet controllers with AVB, IEEE 1588, and L2 switching, four DSPI, six SPI, 18 LINFlexD, four I²C, three SAI audio interfaces, and dual ADCs (10-bit and 12-bit) synchronized via Cross Trigger Unit. Clocking includes FMPLL, FXOSC (8–40 MHz), SXOSC (32 kHz), FIRC (16 MHz), and SIRC (128 kHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Triple-core: 2× e200Z4 @ 160 MHz + 1× e200Z2 @ 80 MHz, all with VLE and SECDED ECC |
| Flash Memory | 6 MB on-chip flash with triple-port controller, EEE support, and RWW capability |
| SRAM | 768 KB distributed across three RAM ports, all protected by end-to-end ECC |
| Functional Safety | ISO 26262 ASIL-B certified for safety-critical gateway and domain controller functions |
| Communication Interfaces | 8× FlexCAN3 (CAN FD), 2× ENET (10/100 + AVB + IEEE 1588), 4× DSPI, 6× SPI, 18× LINFlexD, 4× I²C, 2× USB (OTG + SPH) |
| Analog Peripherals | 10-bit ADC (48 ch), 12-bit ADC (64 ch), 3× analog comparators, Cross Trigger Unit for timer-synchronized sampling |
| Security | HSMv2 hardware security module with PASS/TDM censorship, FCCU fault collection, and secure boot via BAF |
Pinout & Package
SPC5748GK1MKU6R is housed in a 176-pin LQFP-EP (exposed pad) package with 0.5 mm pitch, RoHS-compliant, and qualified for automotive temperature range (–40°C to +125°C ambient). The package supports configurable I/O domains for CAN, LIN, Ethernet, USB, uSDHC, and general-purpose GPIO.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage IO supply inputs | Independent 3.3 V or 5 V supplies for I/O banks; VDD_HV_B and VDD_HV_C are internally commoned in LQFP-EP |
| VDD_LV | Core logic supply input | 1.2–1.32 V supply for e200Z4/Z2 cores and internal logic; requires external decoupling capacitor (0.8–1.4 µF) |
| VDD_HV_FLA | Flash voltage regulator input | Internally regulated 3.3 V flash supply when VDD_HV_A = 5 V; shorted to VDD_HV_A when VDD_HV_A = 3.3 V |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal for primary clock source; enables FMPLL frequency synthesis |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock oscillator | Drives RTC/API and low-power wake-up timing; operates independently of main oscillator |
| BOOT_CFG[2:0] | Boot mode configuration pins | Determines boot source (flash, SCI, LIN, or BAF); pulled internally during reset to select default boot path |
| ENET0_MDC / ENET0_MDIO | Ethernet management interface | IEEE 802.3 MII management interface for PHY register access and link control |
| CAN0_TX / CAN0_RX | FlexCAN3 channel 0 differential pair | High-speed CAN FD physical layer interface supporting up to 5 Mbps; integrated termination and filtering |
Key Features
| Feature | Design Value |
|---|---|
| Dual e200Z4 + e200Z2 core cluster | Enables parallel real-time task partitioning: Z4 cores handle safety-critical gateway routing and protocol translation; Z2 manages diagnostics and low-latency I/O control |
| End-to-end ECC memory protection | Guarantees data integrity across all bus masters-cores, DMA, peripherals-with SECDED correction for single-bit errors and detection of double-bit faults in flash, SRAM, and interconnect |
| 8-channel FlexCAN3 with CAN FD | Supports mixed legacy CAN 2.0 and CAN FD networks simultaneously, enabling bandwidth-efficient firmware updates and high-throughput sensor data aggregation in modern vehicle architectures |
| Dual Ethernet with AVB and IEEE 1588 | Provides deterministic time-synchronized communication for ADAS camera streams and infotainment video transport, with hardware timestamping and traffic shaping |
| HSMv2 with PASS/TDM | Delivers secure boot, key lifecycle management, and tamper-resistant firmware updates required for UNECE R155/R156 compliance in production vehicles |
| Configurable I/O domains | Allows independent voltage domain assignment for CAN, LIN, Ethernet, and USB interfaces-eliminating level-shifter components and reducing BOM cost in multi-bus gateways |
Applications
| Automotive Gateway Controller | Body Control Module (BCM) |
|---|---|
Use Scenario: Centralized vehicle network bridge connecting CAN FD, LIN, FlexRay, and Ethernet domains in electric and hybrid platforms. IC Role / Device Role / Timing Role: Primary gateway MCU executing protocol translation, message routing, and firewall policies between powertrain, chassis, and infotainment networks. Use Value: 6 MB flash stores multiple firmware images for OTA updates; dual Ethernet with AVB ensures deterministic latency for camera feeds; HSMv2 secures update authentication. |
Use Scenario: Integrated control unit managing lighting, door locks, window lifts, and HVAC actuators across 18 LINFlexD channels. IC Role / Device Role / Timing Role: Real-time scheduler coordinating PWM-driven LED dimming, LIN-based actuator feedback, and watchdog-monitored safety checks. Use Value: 768 KB ECC-protected SRAM buffers sensor data during sleep/wake transitions; WKPU enables ultra-low-power wake-on-LIN event detection. |
| Domain Controller (Chassis) | Advanced Driver Assistance Systems (ADAS) Interface |
Use Scenario: Chassis domain controller aggregating brake-by-wire, steering angle, and suspension sensor data via 8 FlexCAN3 channels and 2 ENET interfaces. IC Role / Device Role / Timing Role: Time-triggered execution environment hosting ASIL-B certified control algorithms with hardware-enforced memory isolation. Use Value: Dual SMPUs enforce strict resource partitioning between safety and non-safety partitions; FMPLL + RTC provide precise timing for brake pressure modulation cycles. |
Use Scenario: Sensor fusion hub receiving radar, ultrasonic, and camera data over CAN FD and Ethernet, then forwarding processed alerts via LIN to instrument cluster. IC Role / Device Role / Timing Role: High-bandwidth data concentrator with DMA-accelerated packet handling and hardware CRC offload for sensor integrity verification. Use Value: eDMA controller with 32 channels and DMAMUX routing enables zero-copy transfers from ENET RX buffers to SRAM; 12-bit ADC monitors analog sensor health. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive gateway microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748GK1MJ6R | Same core, memory, and peripheral set but in 256-pin MAPBGA package; higher pin count enables full FlexRay dual-channel and additional Ethernet PHY routing | Better suited for space-constrained PCBs requiring maximum peripheral access and thermal dissipation via BGA solder joints | Select when board layout requires >176 I/Os or dual FlexRay channel implementation without signal multiplexing |
| SPC5777MK1MMU8R | Successor part with e200z7 cores (up to 300 MHz), 8 MB flash, enhanced HSMv3, and added PCIe Gen2 interface; not pin-compatible | Targets next-gen zonal architectures requiring higher compute throughput and PCIe-connected accelerators | Choose for new designs needing future-proof scalability beyond CAN FD/Ethernet bandwidth limits |
Compared with SPC5748GK1MKU6R, MPC5748GK1MJ6R offers identical functionality in a denser BGA package for improved routing flexibility, while SPC5777MK1MMU8R delivers generational performance uplift and PCIe connectivity-but requires full hardware redesign due to non-pin-compatibility and larger footprint.
Availability
SPC5748GK1MKU6R is available at Aetrix Electronics and suitable for automotive gateway systems, body control modules, and chassis domain controllers requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 Grade 1 qualification.
Supply support for SPC5748GK1MKU6R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in Power Architecture® and Arm-based MCUs.
The SPC5748GK1MKU6R belongs to NXP's SPC57 family of automotive MCUs, designed specifically for safety-critical vehicle networking and domain control applications requiring ISO 26262 compliance, hardware security, and multi-protocol integration.
FAQ
What is the operating temperature range for the SPC5748GK1MKU6R?
The SPC5748GK1MKU6R is qualified for automotive operation from –40°C to +125°C ambient temperature (Grade 1), with junction temperature rated up to +150°C. This range is validated per AEC-Q100 and supports deployment in engine bay, transmission, and under-hood gateway locations where thermal stress is critical. The device includes integrated thermal monitoring and failsafe shutdown mechanisms triggered above TJ = 150°C.
Does the SPC5748GK1MKU6R support CAN FD, and how many channels are available?
Yes, the SPC5748GK1MKU6R supports CAN FD on all eight FlexCAN3 modules, each capable of data rates up to 5 Mbps in FD mode. These channels operate independently with configurable bit timing, dedicated message buffers, and hardware acceptance filtering. The SPC5748GK1MKU6R datasheet confirms CAN FD support is enabled across all FlexCAN instances without software or hardware option gating.
What debug interfaces does the SPC5748GK1MKU6R provide, and are they Nexus Class 3+ compliant?
The SPC5748GK1MKU6R provides JTAG and cJTAG debug interfaces compliant with IEEE-ISTO 5001-2008 Nexus Class 3+ for both e200Z4 and e200Z2 cores. It supports real-time trace, hardware breakpoints, watchpoints, and memory access debugging. The debug infrastructure includes dedicated trace ports and supports external trace capture tools compatible with Nexus 3+ standards, enabling full visibility into multi-core execution flow.
How is flash programming handled on the SPC5748GK1MKU6R, and does it support in-system programming?
The SPC5748GK1MKU6R supports in-system flash programming via Boot Assist Flash (BAF), which enables serial programming through LIN or SCI interfaces without external debug hardware. BAF executes from ROM during reset and allows field firmware updates, factory programming, and recovery operations. The 6 MB flash is organized into 22 blocks with Read-While-Write (RWW) capability, permitting concurrent execution and reprogramming.
Is the SPC5748GK1MKU6R pin-compatible with other members of the MPC5748G family, such as the MPC5748C variant?
No, the SPC5748GK1MKU6R is not pin-compatible with MPC5748C variants. While both share the same 176-pin LQFP-EP package outline, the SPC5748GK1MKU6R implements the full gateway feature set-including dual Ethernet, 8 FlexCAN3, FlexRay, and USB OTG/SPH-which requires different pin multiplexing and signal assignments compared to the body-control-focused MPC5748C. Pin compatibility is only guaranteed within identical suffix variants (e.g., SPC5748GK1MKU6R ↔ SPC5748GK1MKU6).
SPC5748GK1MKU6R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4, e200z4
- Core Size:
- 32-Bit Tri-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 6MB (6M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 768K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5748GK1MKU6R FAQ
1.How can I place an order for SPC5748GK1MKU6R through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5748GK1MKU6R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5748GK1MKU6R reliable?
The price and inventory of SPC5748GK1MKU6R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5748GK1MKU6R is usually 5 days.
3.What payment methods are accepted for SPC5748GK1MKU6R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5748GK1MKU6R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5748GK1MKU6R?
SPC5748GK1MKU6R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5748GK1MKU6R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5748GK1MKU6R?
For technical support, including SPC5748GK1MKU6R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5748GK1MKU6R requirements.
6.How does Aetrix verify that SPC5748GK1MKU6R is sourced from the original manufacturer or authorized distributors?
All SPC5748GK1MKU6R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5748GK1MKU6R meets industry standards.
7.What is the process for return or replacement of SPC5748GK1MKU6R?
All SPC5748GK1MKU6R units undergo pre-shipment inspection (PSI). If there is an issue with SPC5748GK1MKU6R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5748GK1MKU6R part is unused and in its original packaging.
Return procedure for SPC5748GK1MKU6R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5748GK1MKU6R Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
