NXP Semiconductors SPC5748GK1MMN6
- Part No.:
- SPC5748GK1MMN6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 324-LBGA
- Datasheet:
-
SPC5748GK1MMN6.pdf
- Description:
- IC MCU 32BIT 6MB FLASH 324MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,128
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5748GK1MMN6 from NXP Semiconductors is an automotive-qualified Power Architecture® microcontroller featuring dual 160 MHz e200Z4 cores and one 80 MHz e200Z2 core, 6 MB on-chip flash with ECC, 768 KB SRAM, and integrated HSMv2 security module. It supports ISO 26262 ASIL-B functional safety and targets vehicle gateway, body control, and domain controller applications requiring high-integrity communication and real-time processing.
For engineers reviewing the SPC5748GK1MMN6 datasheet, SPC5748GK1MMN6 pinout, SPC5748GK1MMN6 application, or SPC5748GK1MMN6 equivalent, this page delivers verified technical context, validated pin assignments for the 324-pin MAPBGA package, confirmed CAN FD/Ethernet/USB/FlexRay peripheral support, and two rigorously cross-referenced alternative parts for gateway and safety-critical automotive designs.
Technical Context
The SPC5748GK1MMN6 implements a triple-core architecture with two high-performance e200Z4 CPUs (160 MHz) handling safety-critical tasks and one e200Z2 CPU (80 MHz) managing background operations, all sharing end-to-end ECC protection across flash, SRAM, and bus transactions. Its memory subsystem includes 6 MB flash with three-port controller and 768 KB SRAM distributed across three ports to enable concurrent access by multiple bus masters via crossbar switch.
Peripheral integration centers on automotive networking: eight FlexCAN3 modules (all supporting CAN FD), dual 10/100 Ethernet controllers with AVB, IEEE 1588, and L2 switching, dual-channel FlexRay 2.1, and 18 LINFlexD modules. Clocking uses FMPLL with 8–40 MHz FXOSC, 32 kHz SXOSC, and internal FIRC/SIRC oscillators, while debug conforms to IEEE-ISTO 5001-2008 Nexus Class 3+ for both core types.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | 2× e200Z4 @ 160 MHz + 1× e200Z2 @ 80 MHz - enables parallel real-time task partitioning with hardware-enforced isolation |
| Flash Memory | 6 MB with ECC - provides certified code storage for ASIL-B applications and supports RWW for safe firmware updates |
| SRAM | 768 KB across three ports - allows simultaneous CPU/peripheral access without arbitration bottlenecks |
| Automotive Interfaces | 8× FlexCAN3 (CAN FD), 2× ENET (AVB/1588), 2× FlexRay, 18× LINFlexD - meets full vehicle network gateway requirements |
| Security | HSMv2 + PASS/TDM + FCCU - delivers hardware-accelerated cryptographic services and fault collection for safety lifecycle management |
| Functional Safety | ISO 26262 ASIL-B certified - validated for use in safety-related vehicle control systems per IEC 61508 SIL2 |
| Package | 324-pin MAPBGA (MN) - supports high I/O count (246 GPIO) and thermal dissipation up to 125°C ambient |
Pinout & Package
SPC5748GK1MMN6 is housed in a 324-ball MAPBGA package (15 mm × 15 mm, 0.8 mm pitch) with thermal pad, qualified for automotive temperature range (–40°C to +125°C). Pin assignments are defined in Section 9.1 of the MPC5748G Data Sheet Rev. 6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply inputs | Independent 3.3 V or 5 V supplies for I/O banks - enables mixed-voltage interface design and noise isolation |
| VDD_LV | Core logic supply input | 1.2–1.32 V regulated supply for CPU/SRAM - requires external decoupling per Table 8 (Clp/ulp_reg = 0.8–1.4 µF) |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal - primary clock source for FMPLL with ±50 ppm stability requirement |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock crystal interface | Enables RTC operation during low-power modes - critical for wake-up timing and time-stamped diagnostics |
| BOOT_CFG[2:0] | Boot configuration pins | Determines boot source (flash, SCI, LIN) at reset - must be pulled high/low per Table 10 for BAF-enabled serial programming |
| WAKEUP[0:7] | Wake-up input pins | Eight dedicated WKPU inputs - allow asynchronous wake from STOP/STANDBY modes via external events or peripherals |
Key Features
| Feature | Design Value |
|---|---|
| End-to-end ECC | SECDED protection on all bus transactions (64-bit data + 29-bit address) - prevents silent data corruption in flash, SRAM, and interconnect |
| Triple-port flash controller | Three independent flash page buffers - enables concurrent read/program/erase operations for zero-latency firmware updates |
| System Memory Protection Unit (SMPU) | Two SMPUs with 16-region descriptors each - enforces memory access policies between cores and peripherals for ASIL-B compliance |
| Hardware Security Module v2 | Accelerates AES-128/256, SHA-256, RSA-2048, and ECDSA - offloads crypto from main cores while maintaining key isolation |
| Configurable I/O domains | Per-bank voltage and slew-rate control for CAN, LIN, Ethernet, USB, and uSDHC - ensures signal integrity across mixed-signal interfaces |
Applications
| Vehicle Gateway | Body Control Module (BCM) |
|---|---|
|
Use Scenario: Centralized communication hub aggregating CAN FD, LIN, FlexRay, and Ethernet traffic between powertrain, chassis, and infotainment domains. IC Role / Device Role / Timing Role: Primary gateway processor executing AUTOSAR-compliant routing stacks with deterministic latency under ASIL-B constraints. Use Value: Eight CAN FD channels + dual Ethernet AVB/1588 enable seamless protocol translation and time-synchronized diagnostics across domains. |
Use Scenario: Integrated BCM managing lighting, door locks, window lifts, and HVAC actuation with fail-safe monitoring. IC Role / Device Role / Timing Role: Real-time controller running safety-monitored PWM outputs and ADC-based sensor fusion for occupant detection. Use Value: Dual 10-/12-bit ADCs + 96 eMIOS channels provide precise analog sensing and flexible timer-driven actuator control. |
| Domain Controller (ADAS Support) | Secure Telematics Unit |
|
Use Scenario: Mid-tier ADAS domain controller fusing radar, camera, and ultrasonic data for parking assistance and blind-spot detection. IC Role / Device Role / Timing Role: High-integrity compute node performing sensor preprocessing and CAN FD message prioritization with HSM-secured OTA update handling. Use Value: HSMv2 + FCCU + dual-core lockstep-capable e200Z4 cores meet ASIL-B requirements for sensor fusion pipelines. |
Use Scenario: Cellular-connected telematics unit enabling remote diagnostics, firmware updates, and emergency call (eCall) services. IC Role / Device Role / Timing Role: Secure host processor interfacing with LTE modem via USB OTG/SPH and uSDHC for encrypted log storage. Use Value: USB OTG + SPH controllers + uSDHC + HSMv2 enable secure, high-bandwidth modem connectivity and tamper-resistant data logging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5746GK1MMN6 | 4 MB flash, 512 KB SRAM, no HSMv2, 6 FlexCAN3 channels | Lacks CAN FD support on two FlexCANs and has reduced memory/security - suitable for cost-sensitive non-gateway BCMs | Select when gateway functionality, ASIL-B certification, or full CAN FD count is not required |
| SPC58NG84C3MAM | ARM Cortex-R5F dual-core @ 300 MHz, 8 MB flash, 2 MB SRAM, HSMv3, ASIL-D capable | Higher performance, broader safety scope, and ARM ecosystem - targets next-gen zonal controllers and ADAS domain masters | Select when migrating beyond ASIL-B or requiring ARM toolchain compatibility and higher compute throughput |
Compared with MPC5746GK1MMN6, SPC5748GK1MMN6 adds 2 MB flash, 256 KB SRAM, HSMv2, and two additional CAN FD channels - essential for full-featured gateways. Versus SPC58NG84C3MAM, it offers Power Architecture continuity and lower entry cost but lacks ASIL-D certification and ARM-based software scalability.
Availability
SPC5748GK1MMN6 is available at Aetrix Electronics and suitable for automotive gateway systems, body control modules, and domain controllers requiring stable component supply, long-term lifecycle assurance, and ASIL-B compliance.
Supply support for SPC5748GK1MMN6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in functional safety and automotive-grade microcontrollers.
The SPC5748GK1MMN6 belongs to NXP's SPC57 family of automotive MCUs, designed specifically for vehicle networking, domain control, and safety-critical body/gateway applications with integrated security and ASIL-B certification.
FAQ
What is the maximum operating frequency of the SPC5748GK1MMN6 CPU cores?
The SPC5748GK1MMN6 integrates two e200Z4 cores operating at up to 160 MHz and one e200Z2 core at up to 80 MHz. These frequencies are guaranteed across the full automotive temperature range (–40°C to +125°C) under specified voltage conditions (VDD_LV = 1.2–1.32 V, VDD_HV = 3.15–3.6 V or 4.5–5.5 V), as documented in Section 4.2 of the MPC5748G Data Sheet Rev. 6.
Does the SPC5748GK1MMN6 support CAN FD, and how many channels are available?
Yes, the SPC5748GK1MMN6 supports CAN FD on all eight FlexCAN3 modules. This capability is explicitly confirmed in the Family Comparison table (Table 1) and block diagram (Figure 1) of the MPC5748G Data Sheet Rev. 6, enabling high-speed, payload-expanded communication for modern vehicle networks.
What package type and pin count does the SPC5748GK1MMN6 use?
The SPC5748GK1MMN6 uses a 324-ball MAPBGA package (package code MN), measuring 15 mm × 15 mm with 0.8 mm ball pitch and an exposed thermal pad. This package supports 246 general-purpose I/O pins and is rated for automotive temperature operation (–40°C to +125°C), as specified in Section 8 and Table 1 of the MPC5748G Data Sheet Rev. 6.
Is the SPC5748GK1MMN6 certified for functional safety standards?
Yes, the SPC5748GK1MMN6 is certified to ISO 26262 ASIL-B for specific functions, including its memory protection units, ECC implementation, and fault collection unit (FCCU). This certification is stated in the Features section and validated through NXP's safety documentation suite, making it suitable for safety-related vehicle control applications.
What security features are integrated into the SPC5748GK1MMN6?
The SPC5748GK1MMN6 includes Hardware Security Module v2 (HSMv2), Password and Device Security (PASS/TDM), and a Fault Collection and Control Unit (FCCU). HSMv2 accelerates AES, SHA, RSA, and ECDSA operations; PASS/TDM enables secure boot and life-cycle management; FCCU monitors and reports faults - all detailed in Sections 1 and 6.5 of the MPC5748G Data Sheet Rev. 6.
SPC5748GK1MMN6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 324-LBGA
- Series:
- MPC57xx
- Packaging:
- Bulk
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4, e200z4
- Core Size:
- 32-Bit Tri-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 246
- Program Memory Size:
- 6MB (6M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 768K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5748GK1MMN6 FAQ
1.How can I place an order for SPC5748GK1MMN6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5748GK1MMN6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5748GK1MMN6 reliable?
The price and inventory of SPC5748GK1MMN6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5748GK1MMN6 is usually 5 days.
3.What payment methods are accepted for SPC5748GK1MMN6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5748GK1MMN6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5748GK1MMN6?
SPC5748GK1MMN6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5748GK1MMN6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5748GK1MMN6?
For technical support, including SPC5748GK1MMN6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5748GK1MMN6 requirements.
6.How does Aetrix verify that SPC5748GK1MMN6 is sourced from the original manufacturer or authorized distributors?
All SPC5748GK1MMN6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5748GK1MMN6 meets industry standards.
7.What is the process for return or replacement of SPC5748GK1MMN6?
All SPC5748GK1MMN6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5748GK1MMN6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5748GK1MMN6 part is unused and in its original packaging.
Return procedure for SPC5748GK1MMN6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5748GK1MMN6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

