My Inquiry
My Account
NXP Semiconductors SPC5748GTK0AMKU6
- Part No.:
- SPC5748GTK0AMKU6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5748GTK0AMKU6.pdf
- Description:
- IC MCU 32BIT 6MB FLASH 176LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,308
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5748GTK0AMKU6 from NXP Semiconductors is an automotive-qualified Power Architecture® microcontroller featuring dual 160 MHz e200Z4 cores and one 80 MHz e200Z2 core, 6 MB on-chip flash, 768 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports ASIL-B functional safety compliance and targets vehicle gateway and domain controller applications requiring high-integrity communication, real-time control, and secure boot.
For engineers reviewing the SPC5748GTK0AMKU6 datasheet, SPC5748GTK0AMKU6 pinout, SPC5748GTK0AMKU6 application, or SPC5748GTK0AMKU6 equivalent, this page delivers verified technical context, validated pin-level design meaning, confirmed automotive-grade operating parameters (–40°C to +125°C), and two rigorously cross-checked alternative parts for gateway-class MCU selection.
Technical Context
The SPC5748GTK0AMKU6 implements a heterogeneous multi-core architecture: two e200Z4 CPUs execute at up to 160 MHz with single-precision floating-point units, 8 KB instruction cache, and 4 KB data cache; one e200Z2 CPU runs at 80 MHz using Variable Length Encoding (VLE) for code density. All cores share triple-ported 768 KB SRAM and 6 MB flash with SECDED ECC across bus transactions, address, and data paths.
It integrates eight FlexCAN3 modules with CAN FD support, dual 10/100 Ethernet controllers with AVB, IEEE 1588, and L2 switching, six SPI, four DSPI, 18 LINFlexD, four I²C, three SAI audio interfaces, and dual-channel FlexRay 2.1 - all managed via a multi-crossbar switch and 32-channel eDMA. Clocking includes FMPLL, 8–40 MHz FXOSC, 32 kHz SXOSC, and 16 MHz FIRC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | 2× e200Z4 @ 160 MHz + 1× e200Z2 @ 80 MHz; enables parallel real-time task partitioning with VLE code compression. |
| Flash Memory | 6 MB on-chip flash with triple-port controller and EEE emulation; supports concurrent read/write and robust OTA update capability. |
| SRAM | 768 KB distributed across three RAM ports with end-to-end ECC; ensures deterministic memory access integrity for ASIL-B systems. |
| Functional Safety | ISO 26262 ASIL-B certified; includes FCCU fault collection, SMPUs with 16-region granularity, and lockstep-capable peripherals. |
| Communication Peripherals | 8× FlexCAN3 (CAN FD), 2× ENET (10/100 + AVB + 1588), 18× LINFlexD, 4× DSPI, 6× SPI, 4× I²C, 2× USB (OTG + SPH); meets full vehicle gateway I/O requirements. |
| Security | HSMv2 hardware security module with PASS/TDM lifecycle management; enables secure boot, key provisioning, and cryptographic acceleration. |
| Operating Temperature | –40°C to +125°C ambient; qualified per AEC-Q100 Grade 0; supports engine bay and transmission control placement. |
Pinout & Package
SPC5748GTK0AMKU6 is housed in a 176-pin LQFP-EP (exposed pad) package with 0.5 mm pitch, optimized for thermal dissipation in automotive under-hood environments. Pin assignment follows NXP's standardized MPC5748G signal mapping across power domains (VDD_HV_A/B/C, VDD_LV), analog inputs (ADC0/ADC1, CMP), and high-speed interfaces (ENET, FlexCAN, DSPI).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply rails | Independent 3.3 V or 5 V supplies; enable mixed-voltage I/O interfacing with legacy automotive sensors and actuators. |
| VDD_LV | Core logic supply | 1.2–1.32 V regulated input for e200Z4/Z2 cores; requires external decoupling per Table 8 (Cfp_reg = 1.32–3 µF). |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal; provides primary clock source for FMPLL with ±50 ppm stability over temperature. |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock crystal | Enables low-power RTC operation during stop modes; critical for wake-up timing and time-synchronized diagnostics. |
| ENET0_MDC / ENET0_MDIO | IEEE 802.3 management interface | Configures PHY registers for 10/100 Ethernet; required for AVB stream reservation and PTP timestamp calibration. |
| FLEXCAN0_TX / FLEXCAN0_RX | CAN FD physical layer interface | Differential pair supporting up to 5 Mbps; routed through internal transceiver with programmable slew rate for EMC compliance. |
| ADC0_VREFH / ADC0_VREFL | 10-bit ADC reference inputs | Accepts external 3.3 V or 5 V reference; defines full-scale range for analog sensor measurements (e.g., throttle position, coolant temp). |
| WKPU[0:15] | Wake-up pin inputs | 16 dedicated pins with configurable edge detection; enables selective exit from low-power stop modes without CPU wake. |
Key Features
| Feature | Design Value |
|---|---|
| End-to-End ECC | SECDED protection across all bus masters, 64-bit data + 29-bit address; prevents silent data corruption in flash, SRAM, and peripheral registers. |
| Triple-Port Flash Controller | Enables simultaneous CPU fetch, DMA write, and background erase; eliminates flash access contention in real-time control loops. |
| System Memory Protection Units (SMPU) | Two SMPUs with 16 region descriptors each; isolates software partitions (e.g., safety-critical vs. infotainment) at hardware level. |
| Hardware Security Module v2 (HSMv2) | Offloads AES-128/256, SHA-256, RSA-2048, and ECDSA; enables secure firmware updates and asymmetric key exchange without CPU overhead. |
| Configurable I/O Domains | Permits independent voltage scaling for FlexCAN, LINFlexD, Ethernet, and USB blocks; simplifies board-level level-shifting design. |
| Boot Assist Flash (BAF) | Supports in-system programming via LIN or SCI serial link; enables field reprogramming without JTAG debugger or external programmer. |
Applications
| Vehicle Gateway | ADAS Domain Controller |
|---|---|
|
Use Scenario: Aggregating CAN FD, LIN, FlexRay, and Ethernet traffic between body, powertrain, and ADAS ECUs in modern zonal architectures. IC Role / Device Role / Timing Role: Central protocol translator and firewall enforcing message filtering, routing policies, and secure OTA update orchestration. Use Value: Eliminates need for discrete bridge ICs; reduces BOM count by integrating 8 CAN FD channels, dual Ethernet AVB, and HSMv2 in one die. |
Use Scenario: Real-time sensor fusion hub for radar, camera, and ultrasonic inputs in L2+ automated driving systems. IC Role / Device Role / Timing Role: Time-synchronized data acquisition node with cross-triggered ADC conversions and deterministic eMIOS timer outputs. Use Value: Achieves sub-microsecond timestamp alignment across 96 eMIOS channels and dual 12-bit ADCs for precise sensor correlation. |
| Electric Powertrain Control | Secure Telematics Unit |
|
Use Scenario: Managing inverter control, battery monitoring, and thermal management in 400 V/800 V EV platforms. IC Role / Device Role / Timing Role: High-reliability motor control executor with dual e200Z4 cores running lockstep PWM generation and fault-handling routines. Use Value: Meets ASIL-B requirements via ECC-protected SRAM/flash, SMPU-enforced partitioning, and FCCU-monitored fault injection. |
Use Scenario: Cellular-connected telematics gateway handling remote diagnostics, geofencing, and encrypted vehicle data reporting. IC Role / Device Role / Timing Role: Secure data concentrator with HSMv2-managed TLS handshake, uSDHC-based log storage, and LIN-based diagnostic port bridging. Use Value: Enables Uptane-compliant firmware updates and GDPR-compliant data anonymization using on-die cryptographic acceleration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive gateway microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5746G | 4 MB flash, 512 KB SRAM, no HSMv2, 6 FlexCAN channels, single Ethernet | Lacks dual Ethernet AVB, CAN FD, and hardware security; suitable for cost-sensitive body control modules | Select when ASIL-B certification and secure boot are not required, and gateway bandwidth demands are lower. |
| S32K344 | Arm Cortex-M7 @ 320 MHz, 4 MB flash, 1.5 MB SRAM, HSE security engine, 4 FlexCAN FD, single Ethernet | Different ISA and toolchain; lacks FlexRay, MLB, and dual Ethernet; offers higher single-thread performance | Prefer for new Arm-based designs requiring higher compute throughput but fewer legacy automotive interfaces. |
Compared with MPC5746G and S32K344, the SPC5748GTK0AMKU6 uniquely combines Power Architecture real-time determinism, dual Ethernet AVB, FlexRay 2.1, and HSMv2 in a single AEC-Q100 Grade 0 package-making it the only option for legacy-compatible, high-bandwidth, safety-certified gateways requiring mixed-protocol convergence.
Availability
SPC5748GTK0AMKU6 is available at Aetrix Electronics and suitable for vehicle gateway systems, ADAS domain controllers, electric powertrain control units, and secure telematics applications requiring stable component supply across extended automotive lifecycles.
Supply support for SPC5748GTK0AMKU6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in functional safety and automotive qualification.
The SPC5748GTK0AMKU6 belongs to NXP's SPC57 family of automotive MCUs, designed specifically for high-integrity vehicle networking, domain control, and secure gateway functions in ASIL-B compliant systems.
FAQ
What is the maximum junction temperature specification for the SPC5748GTK0AMKU6?
The SPC5748GTK0AMKU6 has a maximum junction temperature (TJ) rating of 150°C under bias, validated per AEC-Q100 Grade 0 qualification. This allows deployment in high-temperature under-hood locations such as transmission control units and engine management systems where ambient temperatures reach +125°C.
Does the SPC5748GTK0AMKU6 support CAN FD, and how many channels are available?
Yes, the SPC5748GTK0AMKU6 supports CAN FD on all eight integrated FlexCAN3 modules. Each channel operates at up to 5 Mbps in FD mode and is fully compatible with ISO 11898-1:2015, enabling high-bandwidth diagnostics and ECU-to-ECU data exchange in modern vehicle networks.
What debug interfaces does the SPC5748GTK0AMKU6 provide, and what standards do they comply with?
The SPC5748GTK0AMKU6 supports IEEE-ISTO 5001-2008 Nexus Class 3+ debug for both e200Z4 and e200Z2 cores, plus JTAG (IEEE 1149.1) and cJTAG (IEEE 1149.7) boundary scan. These interfaces enable non-intrusive real-time tracing, secure firmware validation, and production test coverage for automotive-grade development.
How is functional safety implemented in the SPC5748GTK0AMKU6 for ASIL-B compliance?
The SPC5748GTK0AMKU6 achieves ISO 26262 ASIL-B compliance through hardware-enforced mechanisms: dual SMPUs with 16-region granularity, FCCU fault collection unit, lockstep-capable peripherals, end-to-end ECC on all memory and buses, and built-in self-test (MBIST/LBIST). These features are documented in NXP's certified safety manual for the MPC5748G family.
What is the role of the Boot Assist Flash (BAF) in the SPC5748GTK0AMKU6, and which interfaces does it support?
The Boot Assist Flash (BAF) in the SPC5748GTK0AMKU6 enables in-system programming of internal flash memory without external debug hardware. It supports serial programming via LINFlexD or SCI interfaces, allowing field firmware updates, factory calibration, and recovery bootloading directly over vehicle networks.
SPC5748GTK0AMKU6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4, e200z4
- Core Size:
- 32-Bit Tri-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 6MB (6M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 768K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5748GTK0AMKU6 FAQ
1.How can I place an order for SPC5748GTK0AMKU6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5748GTK0AMKU6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5748GTK0AMKU6 reliable?
The price and inventory of SPC5748GTK0AMKU6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5748GTK0AMKU6 is usually 5 days.
3.What payment methods are accepted for SPC5748GTK0AMKU6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5748GTK0AMKU6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5748GTK0AMKU6?
SPC5748GTK0AMKU6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5748GTK0AMKU6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5748GTK0AMKU6?
For technical support, including SPC5748GTK0AMKU6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5748GTK0AMKU6 requirements.
6.How does Aetrix verify that SPC5748GTK0AMKU6 is sourced from the original manufacturer or authorized distributors?
All SPC5748GTK0AMKU6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5748GTK0AMKU6 meets industry standards.
7.What is the process for return or replacement of SPC5748GTK0AMKU6?
All SPC5748GTK0AMKU6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5748GTK0AMKU6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5748GTK0AMKU6 part is unused and in its original packaging.
Return procedure for SPC5748GTK0AMKU6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5748GTK0AMKU6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
