STMicroelectronics SPC574K72E5C6FAY
- Part No.:
- SPC574K72E5C6FAY
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-TQFP Exposed Pad
- Datasheet:
-
SPC574K72E5C6FAY.pdf
- Description:
- IC MCU 32BIT 2.5MB FLSH 144ETQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,518
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC574K72E5C6FAY from STMicroelectronics is a 32-bit Power Architecture® automotive MCU featuring dual e200z4 CPU cores in lockstep, 2624 KB on-chip flash, 64 KB general-purpose SRAM, and integrated GTM122 timer (88 channels), designed for engine control units (ECUs) and safety-critical motor control systems.
For engineers reviewing the SPC574K72E5C6FAY datasheet, SPC574K72E5C6FAY pinout, SPC574K72E5C6FAY application, or SPC574K72E5C6FAY equivalent, key selection considerations include AEC-Q100 qualification, triple CAN-FD/TTCAN support, 12-bit/16-bit ADC subsystem, and eTQFP144 package compatibility with cold-start 3.0–5.5 V operation.
Technical Context
This MCU implements a fault-tolerant dual-core architecture where two e200z4 CPUs execute identical instructions in lockstep with hardware comparator monitoring, enabling ASIL-D capable safety mechanisms. The dedicated e200z2 I/O processor handles peripheral offload and supports LSP-APU DSP instructions for real-time signal processing.
The GTM122 module integrates three fine-grain multi-threaded timer cores with 26 KB SRAM and hardware acceleration for engine timing, PWM generation, and safety-related time-triggered tasks. Dual MCAN interfaces support ISO CAN-FD up to 5 Mbps, while the third MCAN complies with TTCAN for deterministic time-triggered communication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual e200z4 (VLE-compliant, lockstep), plus e200z2 I/O processor - enables functional safety via hardware-checked redundancy and peripheral offload. |
| Flash Memory | 2624 KB on-chip flash with 64 KB EEPROM emulation - supports robust firmware storage and parameter retention without external EEPROM. |
| RAM | 64 KB general-purpose SRAM + 112 KB CPU-local RAM - sufficient for real-time control stacks and safety monitor buffers. |
| Analog Converters | 1× 12-bit SAR supervisor ADC + 4× fast 12-bit SAR ADCs + 2× 16-bit Sigma-Delta ADCs - enables simultaneous high-speed and high-precision sensing (e.g., crankshaft position + current sensing). |
| Timer System | GTM122 with 88 channels (24 input, 64 output) and 3 programmable timer cores - delivers cycle-accurate engine timing, variable-frequency PWM, and safe torque control. |
| Communication | 3× MCAN (2× CAN-FD, 1× TTCAN), 5× LINFlexD, 5× DSPI, 1× 10/100 Mbps Ethernet, 2× FlexRay - meets full ECU connectivity requirements for modern vehicle domains. |
| Supply Voltage | Single 5 V ±10% supply, cold-start capable down to 3.0 V - ensures reliable boot and operation during battery dip conditions in automotive environments. |
Pinout & Package
eTQFP144 package (20 mm × 20 mm × 1.0 mm), RoHS-compliant, ECOPACK® certified. Pinout validated per STMicroelectronics DocID023601 Rev 6, Section 2.1 (144-pin QFP top view) and Table 3 (System pins), Table 4 (LVDSM), Table 5 (LVDSF).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA | Analog power supply | Provides clean 5 V to ADCs and analog comparators; requires separate filtering from digital VDD to maintain 12-bit+ accuracy. |
| PORST | Power-on reset input | Active-low reset pin with internal pull-up; must be held low ≥100 µs after VDD reaches 3.0 V for guaranteed cold-start initialization. |
| ESR0 | External system reset | Secondary reset source supporting watchdog recovery and fail-safe shutdown sequences per ISO 26262. |
| CLKIN | External crystal oscillator input | Accepts 4–40 MHz crystal; drives FMPLL for core clock generation and jitter-controlled timing across safety-critical peripherals. |
| TXD0 / RXD0 | LINFlexD0 UART channel | Supports LIN 2.2A and UART protocols; configurable for bootloader communication via Boot Assist Flash (BAF) over serial interface. |
| MCAN0_TX / MCAN0_RX | CAN-FD physical layer interface | Differential pair compliant with ISO 11898-2; supports bit rates up to 5 Mbps with flexible data phase arbitration. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Guarantees operation from −40 °C to +125 °C ambient, meeting automotive reliability and lifetime requirements for powertrain ECUs. |
| Nexus development interface (IEEE-ISTO 5001) | Enables real-time trace, non-intrusive debugging, and safety verification of lockstep execution without halting CPU operation. |
| Boot Assist Flash (BAF) | Allows factory programming via asynchronous CAN or LIN/UART - eliminates need for JTAG during production line flashing. |
| Enhanced ADC subsystem | Combines 12-bit SAR (1.2 MSps) and 16-bit Sigma-Delta (20 kSps) converters on shared analog front-end - supports both fast transient detection and high-resolution current/voltage measurement. |
| SIUL (System Integration Unit Lite) | Configurable GPIO multiplexer with interrupt-on-change, glitch filtering, and safe default states - simplifies board-level ESD protection and failsafe I/O management. |
Applications
| Engine Control Unit (ECU) | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Real-time combustion timing, fuel injection sequencing, and knock detection in gasoline/diesel engines. IC Role / Device Role / Timing Role: Primary controller executing ASIL-B/C safety functions with GTM122 generating microsecond-accurate spark and injector pulses. Use Value: Lockstep CPU cores and redundant ADC paths ensure fault detection within <50 µs, meeting ISO 26262 timing constraints for torque-limiting fail-safes. | Use Scenario: Closed-loop motor torque control, sensor fusion (torque + position + temperature), and assist-level modulation. IC Role / Device Role / Timing Role: Safety-certified motion controller managing FOC algorithms, CAN-FD communication with ADAS domain, and diagnostic reporting. Use Value: Integrated 16-bit Sigma-Delta ADCs enable <±0.1% current measurement accuracy at 20 kSps, critical for precise torque ripple suppression. |
| Brake-by-Wire System | Vehicle Gateway Module |
Use Scenario: Redundant actuator control, pressure feedback processing, and cross-domain safety arbitration between hydraulic and electric brake actuators. IC Role / Device Role / Timing Role: ASIL-D capable safety controller running dual independent software partitions on lockstep cores with memory protection unit (MPU) isolation. Use Value: Triple MCAN interfaces allow segregated communication with master brake ECU, wheel speed sensors, and chassis domain controllers - eliminating single-point bus failure risks. | Use Scenario: Protocol translation, firewalling, and secure OTA update routing between CAN FD, FlexRay, and Ethernet domains. IC Role / Device Role / Timing Role: High-throughput gateway processor leveraging Ethernet MAC, dual FlexRay, and 3× MCAN with shared memory buffers for zero-copy message forwarding. Use Value: 10/100 Mbps Ethernet controller with IEEE 802.3-2008 compliance enables secure UDS-over-IP diagnostics and bandwidth-intensive firmware downloads. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP S32K344 | ARM Cortex-M7 dual-core, 8 MB flash, no integrated GTM; uses SENT/PSI5 instead of Sigma-Delta ADCs. | Better suited for software-defined vehicle architectures requiring AUTOSAR Adaptive; lacks native engine timing hardware acceleration. | Select when migrating to ARM ecosystem or requiring Linux-capable real-time OS support. |
| Renesas RH850/P1M | 32-bit RXv2 core, 4 MB flash, 1.5 MB RAM; includes GPTA timer but no lockstep CPU; supports CAN FD only (no TTCAN/FlexRay). | Optimized for body electronics and infotainment gateways; limited safety certification scope (ASIL-B max). | Select for cost-sensitive body control modules where full ASIL-D capability is not required. |
Compared with SPC574K72E5C6FAY, the S32K344 offers higher flash density and ARM toolchain familiarity but lacks GTM-based deterministic timing; the RH850/P1M provides larger RAM and lower active power but omits TTCAN and lockstep enforcement needed for powertrain safety integrity.
Availability
SPC574K72E5C6FAY is available at Aetrix Electronics and suitable for engine control units, electric power steering systems, brake-by-wire modules, and vehicle gateway applications requiring stable component supply across automotive production lifecycles.
Supply support for SPC574K72E5C6FAY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with vertical manufacturing and AEC-Q100 design assurance.
The SPC574Kx series belongs to ST's SPC5 automotive MCU family, engineered specifically for ASIL-D compliant powertrain and chassis control applications requiring hardware redundancy, deterministic timing, and integrated safety mechanisms.
FAQ
What is the maximum junction temperature rating for SPC574K72E5C6FAY?
The device is rated for maximum junction temperature of +150 °C under continuous operation, validated per AEC-Q100 stress test conditions. Thermal derating begins above +125 °C ambient, and the built-in temperature sensor (±2.5 °C accuracy) enables real-time thermal monitoring for safety shutdown logic.
Does SPC574K72E5C6FAY support flash programming in-circuit via JTAG or SWD?
No - it uses Nexus Class 3 debug interface (IEEE-ISTO 5001) instead of JTAG/SWD. Flash programming is supported via Boot Assist Flash (BAF) using asynchronous CAN or LIN/UART, or through Nexus-enabled debug probes like Lauterbach TRACE32 for development and calibration.
How many independent clock domains does the GTM122 timer support?
The GTM122 integrates three independent programmable timer cores (TOM, ATOM, and SERC), each with its own clock input, prescaler, and local 26 KB SRAM. This allows concurrent execution of engine timing, motor control PWM, and safety watchdog functions without resource contention.
Is the 16-bit Sigma-Delta ADC calibrated at factory, and can it be re-calibrated in-system?
Yes - each 16-bit Sigma-Delta ADC undergoes full-scale and offset calibration during final test. In-system recalibration is supported via dedicated CALIB command register and reference voltage injection, enabling drift compensation during vehicle lifetime without external equipment.
SPC574K72E5C6FAY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-TQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4, e200z4
- Core Size:
- 32-Bit Tri-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, FlexRay, I2C, LINbus, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, Zipwire
- Number of I/O:
- -
- Program Memory Size:
- 2.5MB (2.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 12b SAR, 16b Sigma-Delta
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC574K72E5C6FAY FAQ
1.How can I place an order for SPC574K72E5C6FAY through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC574K72E5C6FAY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC574K72E5C6FAY reliable?
The price and inventory of SPC574K72E5C6FAY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC574K72E5C6FAY is usually 5 days.
3.What payment methods are accepted for SPC574K72E5C6FAY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC574K72E5C6FAY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC574K72E5C6FAY?
SPC574K72E5C6FAY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC574K72E5C6FAY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC574K72E5C6FAY?
For technical support, including SPC574K72E5C6FAY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC574K72E5C6FAY requirements.
6.How does Aetrix verify that SPC574K72E5C6FAY is sourced from the original manufacturer or authorized distributors?
All SPC574K72E5C6FAY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC574K72E5C6FAY meets industry standards.
7.What is the process for return or replacement of SPC574K72E5C6FAY?
All SPC574K72E5C6FAY units undergo pre-shipment inspection (PSI). If there is an issue with SPC574K72E5C6FAY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC574K72E5C6FAY part is unused and in its original packaging.
Return procedure for SPC574K72E5C6FAY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC574K72E5C6FAY Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

