STMicroelectronics SPC584B70E5EHC0X
- Part No.:
- SPC584B70E5EHC0X
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-TQFP
- Datasheet:
-
SPC584B70E5EHC0X.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144ETQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,563
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC584B70E5EHC0X from STMicroelectronics is a 32-bit Power Architecture automotive microcontroller featuring an e200z420 CPU core operating at up to 120 MHz, 2112 KB on-chip flash (2048 KB code + 64 KB data), 128 KB general-purpose SRAM plus 64 KB core local RAM, and ASIL-B functional safety compliance per ISO 26262. It integrates 8 MCAN interfaces with ISO CAN-FD support, 1 Ethernet MAC (10/100 Mbps, IEEE 802.3-2008), and dual PLLs for segregated clock domains-used in engine control units and ADAS domain controllers requiring deterministic real-time execution and safety-critical firmware integrity.
For engineers reviewing the SPC584B70E5EHC0X datasheet, SPC584B70E5EHC0X pinout, SPC584B70E5EHC0X application, or SPC584B70E5EHC0X equivalent, key selection criteria include its AEC-Q100 qualification, 176 KB HSM-dedicated flash for secure boot and cryptographic operations, crossbar switch with end-to-end ECC for concurrent bus master access, and BCTU-triggered ADC synchronization across 64 eMIOS channels-critical for time-sensitive sensor fusion and motor control timing alignment.
Technical Context
The SPC584B70E5EHC0X implements a dual-PLL architecture: PLL0 provides stable clocks for peripherals and communication modules (Ethernet, MCAN, DSPI), while PLL1 delivers FM-modulated clocks to the computational shell for jitter-sensitive signal processing. Its crossbar switch enables simultaneous access to Flash, SRAM, and peripherals by up to six bus masters-including the main e200z420 core, HSM, eDMA, and debug interface-with full end-to-end ECC protection on all data paths.
Safety architecture includes FCCU for failure notification handling, MEMU for memory error detection and reporting, and CRC units for data integrity verification across flash, RAM, and peripheral registers. The HSM contains a dedicated e200z0 core with 144 KB code + 32 KB data flash, enabling isolated secure boot, key management, and cryptographic acceleration independent of the main application core.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | e200z420, 32-bit Power Architecture, dual-issue, VLE-enabled, up to 120 MHz - enables compact code footprint and high MIPS/mW efficiency for real-time automotive firmware. |
| Flash Memory | 2048 KB code + 64 KB data flash - supports read-while-write, EEPROM emulation via multiple RWW partitions, and safe over-the-air update staging. |
| SRAM | 128 KB general-purpose SRAM + 64 KB core-local RAM - provides full standby retention and low-latency access for critical control loops and interrupt handlers. |
| Safety Certification | AEC-Q100 Grade 0 (–40 °C to +150 °C), ISO 26262 ASIL-B compliant - validated for use in powertrain and chassis control systems with defined fault containment intervals. |
| Communication Interfaces | 8 MCAN (ISO CAN-FD), 14 LINFlexD, 7 DSPI, 1 Ethernet (10/100 Mbps, IEEE 1588 timestamping) - enables multi-bus vehicle networking with deterministic latency and time-synchronized diagnostics. |
| Analog Subsystem | 2× fast 12-bit SAR ADCs, 1 supervisor 12-bit SAR ADC, 1 10-bit SAR ADC with STDBY mode - supports simultaneous sampling of engine sensors, battery monitoring, and low-power wake-up triggers. |
| IO & Timing | 64-channel eMIOS with 16-bit resolution, BCTU for ADC triggering from eMIOS/PIT, 8 PIT channels - allows precise PWM generation, capture of crank/cam signals, and synchronized analog acquisition without CPU intervention. |
Pinout & Package
eTQFP144 (20 × 20 × 1.0 mm) package with 144 leads, thermally enhanced for automotive under-hood operation; RoHS-compliant, AEC-Q100 qualified, junction temperature range –40 °C to +150 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_LV | Core supply voltage | 1.26–1.40 V input for e200z420 core and caches - requires tight regulation and low-noise filtering for deterministic timing. |
| VDD_HV_IO_MAIN | I/O supply voltage | 5.5–6.0 V tolerant for LINFlexD, DSPI, and GPIO - enables direct interfacing with 5 V automotive buses without level shifters. |
| ETH_RXD0/ETH_TXD0 | Ethernet physical layer interface | Differential LVDS pair for 10/100 Mbps MII/RMII - requires controlled impedance routing and external magnetics for ESD-robust vehicle network connectivity. |
| MCAN0_TX/MCAN0_RX | CAN-FD transceiver interface | High-speed differential pair supporting up to 5 Mbps data phase - connects directly to ISO 11898-2 compliant transceivers for domain controller backbone communication. |
| ADC0_IN0–ADC0_IN15 | Analog input channels | 16 single-ended inputs for primary 12-bit SAR ADC - routed through internal multiplexer with programmable sample-and-hold for engine temperature and pressure sensing. |
| NEXUS_TDI/NEXUS_TDO | Nexus debug interface | IEEE-ISTO 5001-2003 Class 3+ trace pins - enables real-time instruction trace, data watchpoints, and safety-critical runtime verification during development and validation. |
Key Features
| Feature | Design Value |
|---|---|
| HSM with dedicated flash | 176 KB HSM flash (144 KB code + 32 KB data) isolates secure boot, AES/SHA acceleration, and key storage from main application firmware - prevents tampering and enables certified OTA updates. |
| Crossbar switch with ECC | 6-master concurrent access to memory/peripherals with end-to-end ECC on all data paths - eliminates bus contention and guarantees data integrity in multi-threaded safety-critical tasks. |
| BCTU-triggered ADC | Body Cross Triggering Unit synchronizes ADC conversions to eMIOS PWM edges or PIT timers - ensures precise phase-aligned sampling of motor current or injector pulse width without software overhead. |
| Smart Standby with wake-up | Ultra-low-power STANDBY mode with configurable wake-up sources (LIN, CAN, eMIOS, RTC) and fast resume from RAM - reduces ECU quiescent current to <50 µA while maintaining real-time responsiveness. |
| Boot Assist Flash (BAF) | Factory-programmable serial bootloader via CAN or LIN/UART - enables zero-touch programming during ECU assembly and field recovery without JTAG hardware. |
Applications
| Engine Control Unit (ECU) | ADAS Domain Controller |
|---|---|
Use Scenario: Real-time combustion timing, fuel injection, and exhaust gas recirculation control in gasoline/diesel powertrains. IC Role / Device Role / Timing Role: Primary application MCU executing AUTOSAR-compliant BSW and ASW with deterministic 100 µs interrupt latency and dual-core lockstep supervision. Use Value: 120 MHz e200z420 core + 64 KB local RAM enables sub-millisecond control loop execution; ASIL-B safety mechanisms ensure fail-safe torque limiting and limp-home operation. | Use Scenario: Sensor fusion hub aggregating camera, radar, and ultrasonic inputs for lane-keeping and automatic emergency braking. IC Role / Device Role / Timing Role: Central timing and data routing node with IEEE 1588 timestamping, synchronized ADC sampling, and CAN-FD/Ethernet bridging. Use Value: Dual PLLs provide isolated clock domains for computation (FM-modulated) and communication (stable); BCTU ensures nanosecond-accurate ADC trigger alignment across distributed sensors. |
| Electric Power Steering (EPS) | Vehicle Gateway Module |
Use Scenario: High-bandwidth motor position and torque feedback control with safety redundancy and thermal monitoring. IC Role / Device Role / Timing Role: Safety-certified motor controller with dual ADCs, PWM generation, and fault-tolerant CAN communication. Use Value: Two independent 12-bit SAR ADCs enable simultaneous sampling of motor phase currents and temperature; eMIOS generates 16-bit resolution PWM with dead-time insertion and fault shutdown. | Use Scenario: Protocol translation and firewall between high-speed Ethernet backbone and legacy CAN/LIN subnetworks. IC Role / Device Role / Timing Role: Secure gateway processor managing encrypted OTA updates, intrusion detection, and VLAN-aware traffic routing. Use Value: HSM executes TLS 1.2 handshake and firmware signature verification; 8 MCAN interfaces support concurrent CAN FD message routing with configurable filtering and rate limiting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive ASIL-B microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP S32K344 | ARM Cortex-M7 core (up to 320 MHz), 4 MB flash, 1.5 MB SRAM, ASIL-D capable - higher performance but larger die size and power envelope. | Targeted at zonal controllers and high-end ADAS where compute density exceeds SPC584Bx capabilities. | Select when >200 MHz deterministic throughput, integrated Ethernet switch, or ASIL-D decomposition is required. |
| Renesas RH850/U2A | 32-bit RXv3 core (up to 400 MHz), 12 MB flash, 2.5 MB SRAM, ASIL-B/D - deeper pipeline and larger cache, but no native CAN-FD or Ethernet MAC. | Preferred for legacy Japanese OEM powertrain ECUs with heavy reliance on proprietary toolchains and CAN-only networks. | Select when ecosystem lock-in to Renesas tooling, long-term supply assurance, or ultra-high reliability in extreme ambient conditions is prioritized. |
Compared with S32K344 and RH850/U2A, the SPC584B70E5EHC0X offers optimal balance of ASIL-B certification, CAN-FD/Ethernet integration, and Power Architecture deterministic timing-making it ideal for mid-tier domain controllers where cost, thermal footprint, and proven automotive qualification outweigh raw compute headroom.
Availability
SPC584B70E5EHC0X is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, electric power steering modules, and vehicle gateway systems requiring stable component supply, long lifecycle support, and AEC-Q100-compliant traceability.
Supply support for SPC584B70E5EHC0X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with over 40 years of automotive qualification experience.
The SPC584Bx series belongs to ST's SPC5 automotive MCU family, designed specifically for ASIL-B real-time control applications in powertrain, chassis, and advanced driver assistance systems-emphasizing functional safety, mixed-signal integration, and seamless AUTOSAR compatibility.
FAQ
What is the maximum junction temperature rating for SPC584B70E5EHC0X?
The SPC584B70E5EHC0X is rated for a maximum junction temperature of +150 °C, validated per AEC-Q100 Grade 0 requirements. This enables deployment in under-hood environments such as engine control modules and transmission control units where ambient temperatures exceed 105 °C. Thermal derating curves and PCB layout guidelines are provided in Section 5.5 of the DS11701 datasheet.
Does SPC584B70E5EHC0X support CAN FD with bit rates above 2 Mbps?
No. The SPC584B70E5EHC0X supports ISO CAN-FD up to 5 Mbps in the data phase, as confirmed in Section 2.3 and Table 2 of DS11701 Rev 4. Its MCAN modules implement the full CAN FD protocol stack including flexible data length (up to 64 bytes) and dual-bitrate switching, but do not extend beyond the ISO 11898-1:2015 specification limit of 5 Mbps for data phase transmission.
How is the Hardware Security Module (HSM) isolated from the main CPU?
The HSM is physically isolated via a dedicated e200z0 core, separate 176 KB flash (144 KB code + 32 KB data), and private bus interface. It operates independently with its own clock domain, reset logic, and memory protection unit-preventing unauthorized access to cryptographic keys or secure boot code even if the main e200z420 core is compromised. Communication occurs only through defined mailbox registers with strict access control.
Can SPC584B70E5EHC0X execute code directly from SRAM?
Yes. The device supports XIP (execute-in-place) from its 128 KB general-purpose SRAM, which retains full contents in STANDBY mode. This enables ultra-fast wake-up and deterministic real-time response for safety-critical routines such as watchdog refresh or fault-handling ISR execution-bypassing flash access latency and eliminating dependency on flash power-up sequencing.
SPC584B70E5EHC0X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-TQFP
- Series:
- SPC58 4B-Line
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z420
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SPI, UART/USART
- Peripherals:
- DMA, POR, WDT
- Number of I/O:
- 124
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V, 1.14V ~ 1.26V
- Data Converters:
- A/D 64 ch x 1x10b SAR, 3x12b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC584B70E5EHC0X FAQ
1.How can I place an order for SPC584B70E5EHC0X through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC584B70E5EHC0X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC584B70E5EHC0X reliable?
The price and inventory of SPC584B70E5EHC0X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC584B70E5EHC0X is usually 5 days.
3.What payment methods are accepted for SPC584B70E5EHC0X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC584B70E5EHC0X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC584B70E5EHC0X?
SPC584B70E5EHC0X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC584B70E5EHC0X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC584B70E5EHC0X?
For technical support, including SPC584B70E5EHC0X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC584B70E5EHC0X requirements.
6.How does Aetrix verify that SPC584B70E5EHC0X is sourced from the original manufacturer or authorized distributors?
All SPC584B70E5EHC0X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC584B70E5EHC0X meets industry standards.
7.What is the process for return or replacement of SPC584B70E5EHC0X?
All SPC584B70E5EHC0X units undergo pre-shipment inspection (PSI). If there is an issue with SPC584B70E5EHC0X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC584B70E5EHC0X part is unused and in its original packaging.
Return procedure for SPC584B70E5EHC0X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC584B70E5EHC0X Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

