STMicroelectronics SPC584B70E7NG00X
- Part No.:
- SPC584B70E7NG00X
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC584B70E7NG00X.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176ELQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,971
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC584B70E7NG00X from STMicroelectronics is a 32-bit Power Architecture automotive microcontroller featuring an e200z420 CPU core running at up to 120 MHz, 2112 KB on-chip flash (2048 KB code + 64 KB data), 128 KB general-purpose SRAM, and ASIL-B functional safety compliance per ISO 26262. It integrates 8 MCAN interfaces with ISO CAN-FD support, 1 Ethernet 10/100 Mbps controller with IEEE 1588 timestamping, and dual PLLs for segregated clock domains - deployed in engine control units and ADAS domain controllers.
For engineers reviewing the SPC584B70E7NG00X datasheet, SPC584B70E7NG00X pinout, SPC584B70E7NG00X application, or SPC584B70E7NG00X equivalent, key selection criteria include AEC-Q100 qualification, junction temperature range (–40 °C to 150 °C), eLQFP176 package footprint, HSM-secured boot via CAN/LIN, and crossbar-switch concurrency with end-to-end ECC for safety-critical real-time execution.
Technical Context
The SPC584B70E7NG00X implements a dual-PLL architecture: PLL0 delivers stable clocks to peripherals and memory subsystems, while PLL1 supplies the FM modulation domain for computational shell timing. Its crossbar switch enables concurrent access by multiple bus masters (eDMA, CPU, HSM) to Flash, SRAM, and peripherals - all protected by end-to-end ECC on data paths.
Safety is enforced through dedicated hardware: FCCU collects and reacts to failure notifications; MEMU monitors and reports memory errors; CRC units validate data integrity across critical memory regions; and the Hardware Security Module includes a cryptographic co-processor with 176 KB dedicated flash (144 KB code + 32 KB data) for secure boot and runtime attestation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | e200z420 - 32-bit Power Architecture, dual-issue, VLE-enabled, 120 MHz max frequency |
| Flash Memory | 2112 KB total: 2048 KB code + 64 KB data flash with RDP/E operations and EEPROM emulation |
| SRAM | 128 KB general-purpose SRAM + 64 KB core-local data RAM - full standby retention |
| Safety Certification | AEC-Q100 qualified; ASIL-B compliant per ISO 26262 - supported by FCCU, MEMU, CRC, and HSM |
| Communication Interfaces | 8 MCAN (ISO CAN-FD), 14 LINFlexD, 7 DSPI, 1 Ethernet 10/100 Mbps with IEEE 1588 timestamping |
| Analog Subsystem | 2× fast 12-bit SAR ADC, 1 supervisor 12-bit SAR ADC, 1 10-bit SAR ADC with STDBY mode |
| Package | eLQFP176 (24 × 24 × 1.4 mm), lead-free, RoHS-compliant, MSL Level 3 |
Pinout & Package
eLQFP176 package: 176-pin low-profile quad flat pack with exposed thermal pad, 0.4 mm pitch, body size 24 mm × 24 mm × 1.4 mm, designed for high-reliability automotive PCB assembly and thermal dissipation in under-hood environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_LV | Core power supply | 1.26–1.40 V supply for CPU and logic; tight regulation required for ASIL-B operation |
| VDD_HV_IO_MAIN | I/O power supply | 5.5–6.0 V supply for main I/O banks - supports 5 V tolerant digital interfaces |
| VDD_HV_ETH | Ethernet PHY power | Dedicated 3.3 V supply for Ethernet MAC interface; isolated from core domain |
| PORST | Power-on reset input | Active-low asynchronous reset with internal pull-up; initiates safe startup sequence |
| CLKIN_40M | Main crystal oscillator input | 40 MHz external crystal reference for primary PLL domain; supports automotive-grade stability |
| CLKIN_32K | RTC oscillator input | 32.768 kHz crystal input for real-time clock and low-power wake-up timing |
| MCAN0_TX / MCAN0_RX | CAN-FD physical layer interface | Differential pair for ISO CAN-FD communication; integrated transceiver drivers not included |
| ETH_MDC / ETH_MDIO | IEEE 802.3 management interface | Serial management bus for PHY configuration and status monitoring |
| NEXUS_TDI / TDO / TCK / TMS | Nexus Class 3+ debug interface | IEEE-ISTO 5001-2003 compliant trace and debug port; supports real-time instruction tracing |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Security Module (HSM) | 176 KB dedicated flash (144 KB code + 32 KB data) and cryptographic co-processor enabling secure boot, key management, and runtime attestation |
| Body Cross Triggering Unit (BCTU) | Synchronizes ADC conversions with eMIOS PWM outputs or PIT_RTIs - eliminates sampling jitter in motor control loops |
| Enhanced Modular IO Subsystem (eMIOS) | 64 timed I/O channels (2 × 32) with 16-bit resolution, buffered updates, and shifted PWM support to reduce EMI from simultaneous edge transitions |
| Smart Standby Mode | Ultra-low-power state with selective peripheral retention, analog/digital wake-up inputs, and sub-10 µs wake-up latency from RAM execution |
| Crossbar Switch with ECC | Enables concurrent access to Flash/SRAM/peripherals by CPU, eDMA, and HSM - all data paths protected by end-to-end ECC for ASIL-B fault containment |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) Domain Controller |
|---|---|
Use Scenario: Real-time combustion timing, fuel injection, and exhaust gas recirculation control in gasoline and diesel powertrains. IC Role / Device Role / Timing Role: Primary ASIL-B computation engine executing AUTOSAR-compliant BSW and application SW with deterministic <10 µs interrupt latency. Use Value: Dual PLL domains isolate timing-critical engine control loops from Ethernet/communication stacks, ensuring jitter-free actuator command delivery. | Use Scenario: Sensor fusion hub aggregating radar, camera, and ultrasonic inputs for lane-keeping and automatic emergency braking. IC Role / Device Role / Timing Role: Central domain controller managing time-synchronized data ingestion via 8 CAN-FD channels and timestamped Ethernet AVB streams. Use Value: IEEE 1588 hardware timestamping and cross-triggered ADC sampling enable sub-microsecond sensor event correlation across heterogeneous inputs. |
| Electric Powertrain Inverter Control | Vehicle Gateway Module |
Use Scenario: Closed-loop torque and speed control of traction motors using field-oriented control (FOC) algorithms. IC Role / Device Role / Timing Role: Real-time motor control processor interfacing with gate drivers via eMIOS PWM outputs and current sensing via synchronized SAR ADCs. Use Value: BCTU-triggered ADC conversions aligned to PWM edges eliminate phase error in current measurement, improving FOC accuracy by >2%. | Use Scenario: Secure gateway bridging CAN-FD, LIN, and Ethernet domains between body, chassis, and infotainment ECUs. IC Role / Device Role / Timing Role: Safety-isolated gateway enforcing firewall policies and secure OTA update routing using HSM-verified firmware signatures. Use Value: Dedicated HSM flash and cryptographic acceleration enable secure boot and authenticated message forwarding without compromising real-time CAN throughput. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive ASIL-B microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP S32K344 | ARM Cortex-M7 core (320 MHz), 4 MB flash, 1.5 MB SRAM, no integrated Ethernet MAC | Targets higher-performance chassis control; lacks native IEEE 1588 Ethernet but offers more SRAM for complex middleware stacks | Select when prioritizing ARM ecosystem compatibility and larger memory over integrated time-stamped Ethernet |
| Renesas RH850/U2A | 32-bit RXv3 core (240 MHz), 4 MB flash, 1.2 MB SRAM, 2x Ethernet ports, no HSM | Focused on high-integrity powertrain and brake systems; requires external security IC for secure boot | Select when needing dual Ethernet ports and higher core performance, accepting external security implementation |
Compared with SPC584B70E7NG00X, the S32K344 offers higher clock speed and memory but lacks native IEEE 1588 Ethernet and integrated HSM; the RH850/U2A provides dual Ethernet and higher compute throughput but requires external security components - making SPC584B70E7NG00X optimal for cost-sensitive, safety-certified gateway and domain controller designs requiring embedded time synchronization and hardware-rooted trust.
Availability
SPC584B70E7NG00X is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, electric powertrain inverters, and vehicle gateway modules requiring stable component supply across extended automotive production lifecycles.
Supply support for SPC584B70E7NG00X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management solutions with vertical manufacturing capabilities and AEC-Q100 design assurance.
The SPC584Bx series belongs to ST's automotive microcontroller product line, engineered specifically for ASIL-B real-time control applications including powertrain, chassis, and advanced driver assistance systems - emphasizing functional safety, mixed-signal integration, and long-term automotive supply chain reliability.
FAQ
What is the maximum junction temperature rating for SPC584B70E7NG00X?
The SPC584B70E7NG00X is rated for a junction temperature range of –40 °C to +150 °C, validated per AEC-Q100 stress testing protocols. This rating applies to continuous operation under specified voltage and load conditions, with thermal derating required above 125 °C ambient depending on PCB layout and airflow. The device includes on-die temperature sensors and thermal shutdown circuitry to prevent permanent damage during transient overtemperature events.
Does SPC584B70E7NG00X support secure boot from factory-programmed flash?
Yes - the Boot Assist Flash (BAF) region supports factory programming via serial bootload over asynchronous CAN or LIN/UART. Secure boot is enforced by the Hardware Security Module (HSM), which verifies digital signatures of boot images stored in protected flash sectors before execution. The HSM includes dedicated 144 KB code flash and 32 KB data flash, with cryptographic acceleration for SHA-256 and AES-128 operations required in the boot validation chain.
How many CAN-FD interfaces does SPC584B70E7NG00X provide, and what memory resources do they use?
The SPC584B70E7NG00X integrates eight fully independent MCAN modules compliant with ISO CAN-FD 2.0. Each module uses dedicated message RAM located within its own peripheral cluster - not shared system RAM - enabling concurrent transmission/reception without software arbitration. Message RAM allocation is configurable per channel (up to 256 bytes per FIFO), and all CAN-FD buffers reside in on-chip SRAM protected by ECC, ensuring deterministic latency and fault resilience.
Is the Ethernet controller capable of hardware-accelerated IPv4/IPv6 checksum offloading?
Yes - the integrated 10/100 Mbps Ethernet MAC includes dedicated IPv4 and IPv6 checksum calculation hardware that operates transparently during packet transmit and receive operations. This offloads the CPU from software-based checksum computation, reducing processing overhead by ~120 cycles per packet and enabling line-rate throughput at 100 Mbps with minimal CPU utilization. Checksum validation is performed in-line before frame delivery to the application layer, supporting AUTOSAR-compliant TCP/IP stack integration.
SPC584B70E7NG00X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- SPC58 4B-Line
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z420
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SPI, UART/USART
- Peripherals:
- DMA, POR, WDT
- Number of I/O:
- 154
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V, 1.14V ~ 1.26V
- Data Converters:
- A/D 64 ch x 1x10b SAR, 3x12b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC584B70E7NG00X FAQ
1.How can I place an order for SPC584B70E7NG00X through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC584B70E7NG00X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC584B70E7NG00X reliable?
The price and inventory of SPC584B70E7NG00X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC584B70E7NG00X is usually 5 days.
3.What payment methods are accepted for SPC584B70E7NG00X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC584B70E7NG00X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC584B70E7NG00X?
SPC584B70E7NG00X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC584B70E7NG00X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC584B70E7NG00X?
For technical support, including SPC584B70E7NG00X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC584B70E7NG00X requirements.
6.How does Aetrix verify that SPC584B70E7NG00X is sourced from the original manufacturer or authorized distributors?
All SPC584B70E7NG00X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC584B70E7NG00X meets industry standards.
7.What is the process for return or replacement of SPC584B70E7NG00X?
All SPC584B70E7NG00X units undergo pre-shipment inspection (PSI). If there is an issue with SPC584B70E7NG00X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC584B70E7NG00X part is unused and in its original packaging.
Return procedure for SPC584B70E7NG00X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC584B70E7NG00X Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

