STMicroelectronics SPC58NN84C3RMHBR
- Part No.:
- SPC58NN84C3RMHBR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 292-FBGA
- Datasheet:
-
SPC58NN84C3RMHBR.pdf
- Description:
- IC MCU 32BIT 6MB FLASH 292FPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,399
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC58NN84C3RMHBR from STMicroelectronics is a 32-bit Power Architecture automotive microcontroller with five e200z4256n3 CPU cores (two in lockstep), 6576 KB on-chip flash (6288 KB code + 288 KB data), 128 KB general-purpose SRAM, ASIL-D safety certification per ISO 26262, and integrated Hardware Security Module (HSM). It targets engine control units (ECUs) requiring functional safety, real-time deterministic timing, and multi-protocol connectivity.
For engineers reviewing the SPC58NN84C3RMHBR datasheet, SPC58NN84C3RMHBR pinout, SPC58NN84C3RMHBR application, or SPC58NN84C3RMHBR equivalent, key selection criteria include dual-channel FlexRay support, 7 LINFlexD interfaces, 8 MCAN modules with CAN-FD and TTCAN, GTM344 timer module for motor control, and junction temperature range of –40 °C to 165 °C.
Technical Context
The device implements a dual-phase-locked loop (PLL) architecture: PLL0 provides stable clock domains for peripherals, while PLL1 supports FM modulation for computational shells. Its memory subsystem features end-to-end ECC across Flash, SRAM, and caches, with dedicated MEMU for error collection and FCCU for failure notification handling.
Peripherals are accessed via dual crossbar switches enabling concurrent bus master access with guaranteed latency. The GTM344 module contains five programmable fine-grain multi-threaded cores, 61 KB RAM, and hardware acceleration for engine timing, PWM generation, and safety-critical signal conditioning - all validated under ASIL-D flow.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Five e200z4256n3 cores; two paired in lockstep for ASIL-D compliance, dual-issue execution, VLE instruction set |
| Flash Memory | 6576 KB total: 6288 KB code flash + 288 KB data flash; supports read-while-program/erase and EEPROM emulation |
| SRAM | 128 KB general-purpose SRAM + 384 KB CPU-local RAM; all protected by ECC |
| Safety Features | FCCU, MEMU, CRC unit, Nexus Class 3+ debug interface, and lockstep eDMA/INTC for ASIL-D system integration |
| ADC System | 1×12-bit SAR supervisor ADC, 4×12-bit fast SAR ADCs, 2×10-bit SAR ADCs, 6×16-bit Sigma-Delta ADCs with programmable decimation filters |
| Communication | 7 LINFlexD, 8 DSPI, 7 MCAN + 1 M-TTCAN (CAN-FD), dual-channel FlexRay, 10/100 Mbps Ethernet with IEEE 1588 timestamping |
| Timer Module | GTM344: 144 channels (48 input, 96 output), 5 programmable multi-threaded cores, 61 KB RAM, 24-bit resolution |
Pinout & Package
SPC58NN84C3RMHBR uses the FPBGA292 package (17 mm × 17 mm × 1.8 mm, 0.8 mm pitch), qualified for automotive under AEC-Q100 Grade 0. Pin assignments follow the SPC58xNx IO_Definition document; full pinout includes 292 terminals across power, ground, I/O, JTAG/Nexus, FlexRay, CAN, LIN, DSPI, Ethernet, GTM, ADC, and HSM signal groups.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_LV / VSS_LV | Core power supply / ground | 1.2 V ±5% core domain; requires external regulator or internal SMPS; supports dynamic voltage scaling |
| VDD_HV_IO_MAIN / VSS_HV_IO | I/O power supply / ground | 3.3 V–5.0 V IO domain; tolerant to 5.5 V absolute max; enables direct interface with legacy automotive sensors |
| ESR0 / PORST | External reset / power-on reset | Asynchronous reset input with glitch filtering; PORST asserts during brown-out; ESR0 enables safe shutdown sequencing |
| CLKIN / XTAL | External clock input / crystal oscillator | Accepts 40 MHz crystal or CMOS clock; feeds primary PLL0; supports fail-safe clock monitoring via backup RC oscillator |
| FRAY_A / FRAY_B | FlexRay channel A/B differential pairs | Dual-channel FlexRay transceiver interface; supports up to 10 Mbps; integrated bus guardian logic and protocol checker |
| ETH_MDIO / ETH_MDC | Ethernet management interface | IEEE 802.3-compliant MDIO/MDC for PHY configuration; supports auto-negotiation, link status, and IEEE 1588 time sync register access |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-D Safety Architecture | Integrated FCCU, MEMU, lockstep CPU pairs, and dual eDMA controllers enable full ISO 26262 ASIL-D decomposition without external safety monitors |
| GTM344 Timer Module | Hardware-accelerated engine timing with 144 channels, 5 independent cores, and 61 KB RAM eliminates software overhead in spark/fuel injection control loops |
| HSM Security Engine | On-die cryptographic accelerator supporting AES-128/256, SHA-256, RSA-2048, and secure boot with immutable root-of-trust in dedicated flash |
| Multi-Protocol CAN-FD Stack | 8 MCAN modules share memory-mapped buffers and message RAM; one M-TTCAN instance supports deterministic scheduling for time-triggered communication |
| Flexible Power Management | Single internal SMPS or external 1.2 V/3.3–5 V supplies; supports Stop/Halt low-power modes with wake-up on CAN/LIN/FlexRay events |
Applications
| Engine Control Unit (ECU) | Electric Power Steering (EPS) |
|---|---|
|
Use Scenario: Real-time combustion timing, fuel injection pulse width, and knock detection in gasoline/diesel engines. IC Role / Device Role / Timing Role: Primary ASIL-D controller executing AUTOSAR BSW and application SW; GTM344 generates sub-microsecond-accurate PWM for coil drivers and captures crank/cam signals. Use Value: Five CPU cores allow separation of safety-critical (lockstep pair), real-time (GTM-linked), and diagnostics tasks - meeting ISO 26262 Part 6 tool qualification requirements. |
Use Scenario: Torque assist calculation, motor position feedback processing, and fault-tolerant steering angle validation. IC Role / Device Role / Timing Role: Dual-lockstep e200z4256n3 cores execute torque control loop at 10 kHz; 6×16-bit Sigma-Delta ADCs condition resolver signals with <1 LSB noise at 100 kHz sampling. Use Value: Integrated HSM signs firmware updates over CAN-FD; ASIL-D safety concept eliminates need for external watchdog IC or safety monitor ASIC. |
| Brake-by-Wire System | Vehicle Domain Controller |
|
Use Scenario: Redundant hydraulic pressure control, pedal feel simulation, and fail-operational braking response. IC Role / Device Role / Timing Role: Lockstep CPU pair manages primary brake actuation; second CPU pair runs independent redundancy monitor; FlexRay handles high-integrity command distribution. Use Value: Dual-channel FlexRay + 7 LINFlexD enables seamless integration with legacy ABS modules and new electro-hydraulic actuators - reducing wiring harness complexity by 30%. |
Use Scenario: Centralized vehicle networking, OTA update orchestration, and cross-domain sensor fusion (radar + camera + ultrasonic). IC Role / Device Role / Timing Role: Ethernet controller routes AVB streams to ADAS domain; 8 DSPI interfaces manage radar MMICs; HSM validates signed OTA packages before flash programming. Use Value: 6576 KB flash supports dual-bank secure boot with rollback protection; 128 KB SRAM hosts real-time middleware for time-synchronized sensor data aggregation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive ASIL-D microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP S32K344 | ARM Cortex-R52 dual-core, 8 MB flash, 2 MB SRAM, no integrated FlexRay; uses external PHY for Ethernet | Lacks native FlexRay and GTM-class timer; relies on software-based motor control libraries instead of hardware-accelerated GTM | Preferred when ARM ecosystem tooling and AUTOSAR Classic/Adaptive compatibility outweigh need for FlexRay or GTM offload |
| Renesas RH850/U2A | 32-bit RXv3 core, 12 MB flash, 2.5 MB SRAM, dual-lockstep only on main core; no HSM or Ethernet MAC | No integrated Ethernet or hardware security engine; requires external crypto co-processor for secure boot | Selected where ultra-low-power stop mode (<10 µA) and mature Japanese automotive supply chain are prioritized over networked domain control |
Compared with NXP S32K344 and Renesas RH850/U2A, SPC58NN84C3RMHBR uniquely combines native FlexRay, GTM344 hardware timing, and on-die HSM - enabling single-chip ASIL-D domain controllers without external safety or security companions.
Availability
SPC58NN84C3RMHBR is available at Aetrix Electronics and suitable for engine control units, electric power steering systems, brake-by-wire modules, and vehicle domain controllers requiring stable component supply across automotive production lifecycles.
Supply support for SPC58NN84C3RMHBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power solutions with vertical manufacturing capabilities and AEC-Q100-compliant product lines.
The SPC58xNx series was designed specifically for next-generation ASIL-D automotive ECUs, emphasizing hardware-enforced safety, deterministic real-time performance, and integrated multi-protocol connectivity - moving beyond legacy Power Architecture derivatives into safety-certified domain control.
FAQ
What is the maximum junction temperature rating for SPC58NN84C3RMHBR?
The device is rated for continuous operation at junction temperatures from –40 °C to 165 °C, validated per AEC-Q100 Grade 0. Thermal derating begins above 150 °C in production test; full electrical specifications are guaranteed up to 165 °C in design validation.
Does SPC58NN84C3RMHBR support secure boot with cryptographic verification?
Yes. The integrated Hardware Security Module (HSM) performs AES-128 decryption and SHA-256 hash verification of boot images stored in Boot Assist Flash (BAF), enforcing immutable root-of-trust before any application code executes.
How many CAN-FD interfaces does SPC58NN84C3RMHBR provide, and what is their arbitration capability?
It integrates seven MCAN modules and one M-TTCAN module, all compliant with ISO 11898-1:2015 CAN-FD. Each supports flexible data rate up to 5 Mbps, with hardware message filtering, TX/RX FIFOs, and time-triggered transmission scheduling in the M-TTCAN instance.
Is the GTM344 module capable of closed-loop motor control without CPU intervention?
Yes. GTM344's five programmable multi-threaded cores execute autonomous timing sequences - including PWM generation, capture of encoder/resolver edges, and dead-time insertion - using only its 61 KB RAM and internal event routing, freeing CPU cores for higher-layer algorithms.
SPC58NN84C3RMHBR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 292-FBGA
- Series:
- SPC58
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z4
- Core Size:
- 32-Bit Tri-Core
- Speed:
- 200MHz
- Connectivity:
- CANbus, Ethernet, FlexRay, I2C, LINbus, SPI
- Peripherals:
- DMA, WDT
- Number of I/O:
- -
- Program Memory Size:
- 6MB (6M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 256K x 8
- RAM Size:
- 448K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 1.26V, 3V ~ 5.5V
- Data Converters:
- A/D 10b, 12b, 16b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC58NN84C3RMHBR FAQ
1.How can I place an order for SPC58NN84C3RMHBR through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC58NN84C3RMHBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC58NN84C3RMHBR reliable?
The price and inventory of SPC58NN84C3RMHBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC58NN84C3RMHBR is usually 5 days.
3.What payment methods are accepted for SPC58NN84C3RMHBR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC58NN84C3RMHBR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC58NN84C3RMHBR?
SPC58NN84C3RMHBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC58NN84C3RMHBR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC58NN84C3RMHBR?
For technical support, including SPC58NN84C3RMHBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC58NN84C3RMHBR requirements.
6.How does Aetrix verify that SPC58NN84C3RMHBR is sourced from the original manufacturer or authorized distributors?
All SPC58NN84C3RMHBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC58NN84C3RMHBR meets industry standards.
7.What is the process for return or replacement of SPC58NN84C3RMHBR?
All SPC58NN84C3RMHBR units undergo pre-shipment inspection (PSI). If there is an issue with SPC58NN84C3RMHBR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC58NN84C3RMHBR part is unused and in its original packaging.
Return procedure for SPC58NN84C3RMHBR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC58NN84C3RMHBR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

