STMicroelectronics SR2HARU
- Part No.:
- SR2HARU
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 6-UFDFN
- Datasheet:
-
SR2HARU.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,271
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SR2HARU from STMicroelectronics is a 6-pin Smart Reset™ supervisor IC designed for ultra-low-power wearable systems requiring dual-button controlled, extended-delay reset initiation. It operates from 1.65 V to 5.5 V, draws only 1.5 µA typical supply current, and implements factory-programmed 4.0 s Smart Reset™ setup delay (tSRC) with push-button controlled (no fixed tREC) active-low open-drain reset output (RST), targeting activity trackers and smartwatches.
For engineers reviewing the SR2HARU datasheet, SR2HARU pinout, SR2HARU application, or SR2HARU equivalent, key selection considerations include its dual active-low Smart Reset™ inputs (SR0/SR1), absence of power-on reset, test-mode entry via overvoltage on SR0, UDFN6 package footprint constraints, and compatibility with microcontroller interrupt-driven reset arbitration logic.
Technical Context
The SR2HARU implements a deterministic dual-input reset arbitration architecture: both SR0 and SR1 must be held low simultaneously for ≥4.0 s (tSRC) before asserting RST; release of either input deasserts RST immediately-no minimum pulse width is guaranteed. Its internal timing engine uses temperature-compensated RC oscillation, with tSRC variation ±20% over –40 °C to +85 °C.
Test mode activation occurs when SR0 is pulled to VCC + 0.9–1.4 V, triggering a shortened 42 ms initial timer (tSRC-INI); subsequent SR0/SR1 ground pulses then use 21 ms (tSRC-SHORT) for rapid validation. The device guarantees RST deassertion below 1.575 V and valid output states down to 1.0 V VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 1.65 V to 5.5 V - supports single-cell Li-ion, coin cell, and 3.3 V/5 V system rails without external regulation. |
| Supply current | 1.5 µA typ. at VCC = 3.0 V - enables multi-year battery life in always-on wearables. |
| tSRC delay | 4.0 s typ., factory-programmed - prevents accidental resets from brief button presses; ±20% tolerance over full temp range. |
| RST output type | Active-low open-drain - requires external pull-up for MCU-compatible logic levels; no internal pull-up. |
| Operating temperature | –40 °C to +85 °C - qualified for consumer wearable environmental profiles including skin-contact thermal cycling. |
| Input logic levels | VIL ≤ 0.3 V, VIH ≥ 0.85 × VCC - ensures robust noise immunity against ESD and PCB coupling in compact layouts. |
| Package | UDFN6 (1.6 mm × 1.3 mm × 0.55 mm, 0.4 mm pitch) - enables <2.1 mm² board area for space-constrained wrist-worn devices. |
Pinout & Package
SR2HARU is housed in a 6-pin UDFN6 package (1.6 mm × 1.3 mm, 0.4 mm pitch), RoHS-compliant and halogen-free per ECOPACK®2. Pin 1 is marked by a dot; Pin 4 is NC (not bonded) and must be connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VSS | Ground reference | Primary return path for all internal circuitry; must be low-impedance connection to system ground plane. |
| 2 SR1 | Secondary Smart Reset™ input | Active-low push-button input; optional external pull-up required if internal pull-up not selected; must be held low with SR0 for tSRC. |
| 3 RST | Reset output | Active-low open-drain output; requires external pull-up resistor to VCC or host rail; asserts only after simultaneous SR0+SR1 low ≥4.0 s. |
| 4 NC | No connect | Not internally bonded; electrically isolated; must be tied to VSS for mechanical stability and EMI control. |
| 5 SR0 | Primary Smart Reset™ input | Active-low push-button input with test-mode trigger capability (VCC + 0.9–1.4 V); same timing role as SR1 but enables diagnostic entry. |
| 6 VCC | Power supply | 1.65–5.5 V input; requires 0.1 µF ceramic decoupling capacitor placed within 2 mm of this pin and VSS. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Smart Reset™ inputs (SR0/SR1) | Enables two-button reset arbitration: short press triggers MCU interrupt; sustained dual press (>4.0 s) forces hard reset-eliminates need for dedicated reset button. |
| Factory-programmed tSRC = 4.0 s | Prevents spurious resets from mechanical bounce or user hesitation; eliminates external timing components and layout tuning effort. |
| Test mode with feedback | Overvoltage on SR0 enters test mode with visible RST assertion; shortened 21 ms tSRC-SHORT allows rapid functional verification without full timing wait. |
| Ultra-low ICC = 1.5 µA | Reduces quiescent load on primary battery; critical for >1-year operation in coin-cell-powered trackers and smartglasses. |
| Undervoltage-safe RST behavior | RST deasserts cleanly below 1.575 V and remains valid down to 1.0 V-prevents metastable reset states during brownout recovery. |
Applications
| Activity Tracker | Smartwatch |
|---|---|
|
Use Scenario: User holds both side buttons for >4 s to force-reboot frozen firmware during Bluetooth sync failure. IC Role / Device Role / Timing Role: Dual-input Smart Reset™ supervisor that gates reset assertion until both physical inputs are concurrently asserted for 4.0 s. Use Value: Prevents accidental reboots from single-button presses while enabling reliable recovery from unresponsive states-no software intervention required. |
Use Scenario: System detects persistent sensor hang and initiates hardware reset via coordinated press of crown and side button. IC Role / Device Role / Timing Role: Hardware-level reset arbiter with factory-set 4.0 s delay, interfacing directly to MCU reset pin and GPIO interrupt lines. Use Value: Guarantees reset only after deliberate user action, avoiding disruption during normal UI navigation or gesture recognition. |
| Smartglasses | Wearable Health Monitor |
|
Use Scenario: User performs long-press reset during AR display freeze caused by thermal throttling or memory corruption. IC Role / Device Role / Timing Role: Low-power reset controller with open-drain RST output compatible with mixed-voltage MCU reset domains (1.8 V–3.3 V). Use Value: Enables clean power-cycle recovery without requiring host processor involvement-critical when main SoC is non-responsive. |
Use Scenario: Clinical-grade heart rate monitor enters unrecoverable state due to ECG signal saturation; dual-button reset restores sensor calibration. IC Role / Device Role / Timing Role: Fail-safe hardware reset initiator with glitch-immune inputs (tSRC = 4.0 s matches human press duration tolerance). Use Value: Ensures deterministic recovery independent of firmware bugs or peripheral lockups-meets reliability requirements for continuous physiological monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Smart Reset™ supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6369KA+T | Single push-button input; fixed 1.25 s reset delay; no test mode; higher ICC (5 µA). | Lacks dual-input arbitration and programmable tSRC; suitable only for basic single-button reset needs. | Select only if design uses one reset button and requires lower BOM count-not for dual-button wearables. |
| TPS3808G33DBVR | Power-on reset (POR) enabled; no Smart Reset™ delay logic; fixed 200 ms reset timeout; no test mode. | Designed for supply-rail monitoring, not user-initiated extended-delay reset; no push-button input conditioning. | Choose for POR-only supervision in battery-backed systems-not for intentional user-triggered recovery workflows. |
Compared with MAX6369KA+T and TPS3808G33DBVR, SR2HARU uniquely delivers dual active-low inputs with factory-programmed 4.0 s delay, test-mode diagnostics, and sub-2 µA quiescent current-making it the only fit for space- and power-constrained wearable reset arbitration where user intent must be explicitly validated.
Availability
SR2HARU is available at Aetrix Electronics and suitable for activity trackers, smartwatches, and smartglasses requiring stable component supply, long-term lifecycle support, and RoHS-compliant UDFN packaging.
Supply support for SR2HARU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
SR2HARU belongs to ST's Smart Reset™ supervisor product line, engineered specifically for ultra-low-power wearable electronics requiring user-intent-validated hardware reset functionality with minimal board space and energy overhead.
FAQ
Does SR2HARU provide power-on reset (POR) functionality?
No. SR2HARU does not include power-on reset circuitry. It is solely a user-initiated Smart Reset™ supervisor: reset assertion requires deliberate, simultaneous low assertion of both SR0 and SR1 inputs for the full 4.0 s tSRC delay. POR behavior must be implemented externally or by the host MCU.
Can SR2HARU's tSRC delay be changed after manufacturing?
No. The 4.0 s tSRC delay for SR2HARU is factory-programmed and permanently fixed. ST offers other variants (e.g., SR2UARU for 10.0 s) with different tSRC values, but no field-programmable or adjustable timing capability exists within the SR2 family.
What is the purpose of the NC (Pin 4) terminal, and how should it be handled?
Pin 4 is a no-connect terminal-physically unbonded inside the die. It must be soldered to the PCB ground plane (VSS) to ensure mechanical stability, thermal dissipation, and EMI suppression. Leaving it floating may cause solder joint reliability issues or radiated emissions in high-density layouts.
Is an external pull-up resistor required on the RST output?
Yes. SR2HARU's RST output is open-drain and active-low with no internal pull-up resistor (as indicated by "OD, AL" in the marking table). An external pull-up resistor (typically 10–100 kΩ to VCC or host logic rail) is mandatory to establish a defined high state when RST is deasserted.
SR2HARU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Reset Timer
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.6x1.3)
SR2HARU FAQ
1.How can I place an order for SR2HARU through Aetrix?
Please submit a Request for Quotation (RFQ) for SR2HARU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SR2HARU reliable?
The price and inventory of SR2HARU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SR2HARU is usually 5 days.
3.What payment methods are accepted for SR2HARU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SR2HARU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SR2HARU?
SR2HARU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SR2HARU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SR2HARU?
For technical support, including SR2HARU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SR2HARU requirements.
6.How does Aetrix verify that SR2HARU is sourced from the original manufacturer or authorized distributors?
All SR2HARU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SR2HARU meets industry standards.
7.What is the process for return or replacement of SR2HARU?
All SR2HARU units undergo pre-shipment inspection (PSI). If there is an issue with SR2HARU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SR2HARU part is unused and in its original packaging.
Return procedure for SR2HARU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SR2HARU Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
