STMicroelectronics SR2LABU
- Part No.:
- SR2LABU
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 6-UDFN
- Datasheet:
-
SR2LABU.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:5,650
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SR2LABU from STMicroelectronics is a 6-pin Smart Reset™ supervisor IC designed for ultra-low-power wearable systems. It features dual active-low push-button inputs (SR0, SR1), factory-programmed 360 ms reset pulse duration (tREC), open-drain active-low reset output (RST), 1.65–5.5 V operating voltage, and 1.5 µA supply current - enabling reliable hard-reset initiation in activity trackers and smartwatches without dedicated reset hardware.
For engineers reviewing the SR2LABU datasheet, SR2LABU pinout, SR2LABU application, or SR2LABU equivalent, this device addresses critical design needs in space-constrained, battery-powered systems requiring glitch-immune, user-initiated system recovery with precise timing control and extended voltage range operation.
Technical Context
The SR2LABU implements a dual-input Smart Reset™ architecture where both SR0 and SR1 must be asserted simultaneously for a factory-configured tSRC delay (6.0 s) before asserting RST. Its reset output is open-drain, active-low, and guaranteed to remain asserted for exactly 360 ms (tREC) regardless of input release timing - eliminating software dependency for reset hold time.
It includes integrated test mode triggered by overvoltage on SR0 (VCC + 0.9 to VCC + 1.4 V), enabling in-system verification with shortened 21 ms tSRC-SHORT delay. Input logic thresholds are fixed (VIL ≤ 0.3 V, VIH ≥ 0.85 VCC), and undervoltage lockout deasserts RST below 1.575 V while maintaining valid output states down to 1.0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 1.65 V to 5.5 V - supports single-cell Li-ion, coin cell, and multi-rail systems without external regulation. |
| Supply Current | 1.5 µA at VCC = 5.0 V - enables >10-year battery life in always-on wearables with typical CR2032 capacity. |
| tSRC Delay | 6.0 s (factory-programmed) - prevents accidental resets from brief button presses; user-selectable in 0.5 s steps during ordering. |
| tREC Pulse Width | 360 ms (typ., factory-programmed) - ensures sufficient processor reset assertion time independent of button release timing. |
| Reset Output Type | Open-drain, active-low - allows flexible level-shifting and wired-OR configuration with external pull-up. |
| Input Logic | Active-low SR0/SR1 with fixed VIH ≥ 0.85 VCC - eliminates need for external logic translation in MCU-integrated interrupt paths. |
| Operating Temperature | −40 °C to +85 °C - qualified for consumer wearable environments including skin-contact devices. |
Pinout & Package
SR2LABU is housed in a 1.6 mm × 1.3 mm × 0.55 mm UDFN6 package with 0.40 mm pitch, ECOPACK®2-compliant (RoHS, halogen-free), and optimized for high-density PCB layouts in compact wearables.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VSS | Ground reference | Primary return path for internal logic and reset output; must be low-impedance connection to system ground plane. |
| 2 SR1 | Secondary Smart Reset™ input | Active-low push-button input; requires external pull-up if internal option not selected; must be held low concurrently with SR0 for tSRC. |
| 3 RST | Reset output | Open-drain, active-low output; asserts for fixed 360 ms after tSRC expiration; requires external pull-up unless internal option enabled. |
| 4 NC | No connect | Internally unbonded pin; must be connected to VSS per datasheet recommendation to ensure mechanical stability and EMI performance. |
| 5 SR0 | Primary Smart Reset™ input | Active-low push-button input with test-mode trigger capability (VCC + 0.9–1.4 V); primary entry point for system reset initiation and diagnostics. |
| 6 VCC | Power supply | 1.65–5.5 V input; requires 0.1 µF ceramic decoupling capacitor placed adjacent to pin for noise immunity and stable tSRC timing. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Smart Reset™ inputs | SR0 and SR1 require simultaneous assertion for 6.0 s - prevents spurious resets from single-point failures or ESD glitches. |
| Factory-programmed tREC | 360 ms fixed reset pulse ensures full microcontroller initialization without firmware coordination or external timing components. |
| Integrated test mode | Voltage-triggered (SR0 > VCC + 0.9 V) with 21 ms tSRC-SHORT - enables rapid functional validation without power cycling or debug probes. |
| Ultra-low quiescent current | 1.5 µA at 5 V - reduces average system current by >95% vs. discrete RC+Schmitt trigger reset solutions. |
| Wide VCC range with UVLO | Operates from 1.65 V; cleanly deasserts RST below 1.575 V and maintains defined state down to 1.0 V - supports brown-out detection in low-voltage systems. |
Applications
| Activity Tracker | Smartwatch |
|---|---|
|
Use Scenario: User holds side button for >6 s to force reboot after firmware hang or sensor freeze. IC Role / Device Role: Dual-input Smart Reset™ supervisor generating guaranteed 360 ms active-low reset pulse to MCU. Use Value: Eliminates need for separate reset IC and debouncing circuitry; enables single-button recovery without compromising accidental press immunity. |
Use Scenario: System fails to wake from deep sleep; user long-press crown button to initiate full reset sequence. IC Role / Device Role: Glitch-immune reset generator with factory-set 6 s delay and fixed 360 ms output pulse. Use Value: Ensures complete SoC reset even if application processor fails to respond to interrupt-based soft reset requests. |
| Smartglasses | Wearable Health Monitor |
|
Use Scenario: Device locks during AR rendering; user presses temple button pair to trigger hardware-level recovery. IC Role / Device Role: Dual push-button interface with concurrent assertion requirement and open-drain RST output. Use Value: Prevents unintended reset from single-button contact during head movement; supports flexible board layout with shared button routing. |
Use Scenario: ECG sensor module freezes during clinical measurement; user presses dedicated recovery button for >6 s. IC Role / Device Role: Low-power reset supervisor with 1.5 µA ICC and −40 °C to +85 °C operation. Use Value: Maintains reliable reset functionality across body-worn temperature ranges and extends battery runtime between charges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Smart Reset™ supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SR2HABU | tSRC = 4.0 s, tREC = 360 ms - shorter setup delay; same package and output type. | Better suited for applications requiring faster user-initiated recovery (e.g., quick-reboot UI modes). | Select when 4 s button hold provides optimal balance between accident immunity and responsiveness. |
| SR2UABU | tSRC = 10.0 s, tREC = 360 ms - longer setup delay; identical electrical and mechanical specs. | Ideal for mission-critical wearables where accidental reset risk must be minimized (e.g., medical-grade monitors). | Choose when maximum immunity to transient button contact is required, accepting longer user wait time. |
Compared with SR2LABU (6.0 s tSRC), SR2HABU offers quicker recovery at reduced glitch margin, while SR2UABU increases safety margin at the cost of user latency - all three share identical tREC, package, and power characteristics for drop-in layout compatibility.
Availability
SR2LABU is available at Aetrix Electronics and suitable for activity trackers, smartwatches, and smartglasses requiring stable component supply, long-term manufacturability, and RoHS-compliant packaging.
Supply support for SR2LABU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering intelligent power, sensing, and control solutions for automotive, industrial, and consumer markets.
The SR2 family is part of ST's Smart Reset™ supervisor product line, engineered specifically for ultra-low-power, space-constrained portable electronics where robust, user-initiated system recovery must coexist with minimal bill-of-materials and zero firmware overhead.
FAQ
What is the function of the NC pin (Pin 4) on SR2LABU?
Pin 4 is a no-connect terminal with no internal bond wire. Per STMicroelectronics' datasheet (DocID026047 Rev 2, Section 2), it must be externally connected to VSS to ensure mechanical stability during reflow, improve thermal dissipation, and reduce EMI susceptibility - leaving it floating violates recommended PCB layout practice.
Can SR2LABU generate a reset pulse without holding both buttons for the full tSRC duration?
No. The SR2LABU requires both SR0 and SR1 to be held low simultaneously for the entire factory-programmed tSRC delay (6.0 s) before asserting RST. There is no partial or early-trigger mechanism - this concurrent assertion requirement is fundamental to its Smart Reset™ architecture and ensures immunity to single-point glitches or unintended button contact.
Is the 360 ms tREC pulse width adjustable after manufacturing?
No. The tREC value of 360 ms is factory-programmed during wafer sort and cannot be modified in the field or via configuration pins. It is permanently encoded in the device's non-volatile logic and remains fixed across all operating conditions - users selecting SR2LABU commit to this exact pulse duration for system reset timing.
Does SR2LABU include power-on reset (POR) functionality?
No. The SR2LABU explicitly lacks power-on reset - it does not assert RST during VCC ramp-up. System initialization must be handled by the host MCU's internal POR or a separate POR IC. This design choice avoids redundant reset assertion and allows designers to decouple boot sequencing from user-initiated recovery logic.
SR2LABU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 6-UDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Reset Timer
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 240ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.45x1)
SR2LABU FAQ
1.How can I place an order for SR2LABU through Aetrix?
Please submit a Request for Quotation (RFQ) for SR2LABU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SR2LABU reliable?
The price and inventory of SR2LABU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SR2LABU is usually 5 days.
3.What payment methods are accepted for SR2LABU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SR2LABU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SR2LABU?
SR2LABU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SR2LABU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SR2LABU?
For technical support, including SR2LABU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SR2LABU requirements.
6.How does Aetrix verify that SR2LABU is sourced from the original manufacturer or authorized distributors?
All SR2LABU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SR2LABU meets industry standards.
7.What is the process for return or replacement of SR2LABU?
All SR2LABU units undergo pre-shipment inspection (PSI). If there is an issue with SR2LABU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SR2LABU part is unused and in its original packaging.
Return procedure for SR2LABU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SR2LABU Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
