STMicroelectronics SR2LARU
- Part No.:
- SR2LARU
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 6-UDFN
- Datasheet:
-
SR2LARU.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SR2LARU from STMicroelectronics is a 6-pin Smart Reset™ supervisor IC designed for ultra-low-power wearable systems. It features dual active-low push-button inputs (SR0, SR1), factory-programmed 6.0 s Smart Reset™ setup delay (tSRC), open-drain active-low reset output (RST), 1.65–5.5 V operating voltage, and 1.5 µA supply current at 5.0 V. It enables safe hard-reset initiation only after sustained button press, eliminating spurious resets in activity trackers and smartwatches.
For engineers reviewing the SR2LARU datasheet, SR2LARU pinout, SR2LARU application, or SR2LARU equivalent, this device supports dual-button reset arbitration, test-mode entry via overvoltage on SR0, glitch-immune timing, and flexible RST configuration (open-drain AL with no internal pull-up) - critical for space-constrained, battery-sensitive embedded designs.
Technical Context
The SR2LARU implements a dual-input synchronous reset architecture: both SR0 and SR1 must be held low simultaneously for ≥6.0 s (tSRC) to assert RST. Its logic ignores short presses (<6 s), preventing accidental system resets while allowing software interrupts via brief button closures. The absence of power-on reset (POR) requires external POR coordination or MCU-initiated boot validation.
Test mode is triggered by applying VCC + 0.9–1.4 V to SR0, initiating a 42 ms initial timer (tSRC-INI); subsequent SR0/SR1 ground pulses shorten tSRC to 21 ms for rapid functional verification. RST deasserts below 1.575 V (typ.), remaining valid down to 1.0 V - enabling robust operation across brown-out conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 1.65 V to 5.5 V - supports single-cell Li-ion, coin cell, and 3.3 V/5 V rail systems without level-shifting. |
| Supply Current | 1.5 µA at VCC = 5.0 V - extends battery life in always-on wearables beyond 1+ year on CR2032. |
| tSRC Delay | 6.0 s (factory-programmed) - ensures deliberate user action before hard reset, avoiding accidental reboots. |
| RST Output Type | Open-drain, active-low, no internal pull-up - allows configurable external pull-up for voltage-level flexibility. |
| Input Logic | SR0/SR1 active-low with fixed VIH = 0.85 VCC, VIL = 0.3 V - compatible with standard GPIO interrupt inputs. |
| Operating Temp | −40 °C to +85 °C - qualified for consumer-grade wearable environments including skin-contact devices. |
| Package | UDFN6 (1.6 mm × 1.3 mm × 0.55 mm, 0.4 mm pitch) - enables PCB area reduction in compact form factors. |
Pinout & Package
SR2LARU is housed in a 6-pin UDFN package (1.6 mm × 1.3 mm, 0.4 mm pitch), RoHS-compliant and halogen-free per ECOPACK®2. Pin 1 is marked by a dot; Pin 4 is NC (not bonded, must connect to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VSS | Ground reference | Primary return path for all internal circuitry; must be low-impedance connection to system GND plane. |
| 2 SR1 | Secondary Smart Reset™ input | Active-low push-button input; requires external pull-up if no internal option selected; synchronized with SR0 for tSRC timing. |
| 3 RST | Reset output | Open-drain, active-low output; external pull-up required; asserts only after both SR0/SR1 held low ≥6.0 s. |
| 4 NC | No connection | Not internally bonded; electrically isolated; must be tied to VSS for mechanical stability and EMI control. |
| 5 SR0 | Primary Smart Reset™ input | Active-low push-button input; also serves as test-mode trigger when overvolted (VCC + 0.9–1.4 V). |
| 6 VCC | Power supply | 1.65–5.5 V input; requires 0.1 µF ceramic decoupling capacitor placed adjacent to pin for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual synchronized Smart Reset™ inputs | SR0 and SR1 must both be asserted ≥6.0 s to initiate reset - prevents false triggers from single-button bounce or ESD events. |
| Configurable reset pulse behavior | No tREC option: RST deasserts immediately upon release of either SR input - enables precise manual reset control. |
| Integrated test mode | Voltage-triggered (SR0 > VCC + 0.9 V) with visual feedback via RST assertion - enables in-system validation without external equipment. |
| Ultra-low quiescent current | 1.5 µA at 5 V - reduces standby power in always-listening wearable sensors and BLE peripherals. |
| Glitch-immune timing | tSRC = 6.0 s ±20% over −40 °C to +85 °C - maintains reliable reset threshold across temperature and voltage variation. |
Applications
| Activity Tracker | Smartwatch |
|---|---|
Use Scenario: User holds side button for >6 s to force-reboot frozen firmware during sensor fusion lockup. IC Role / Device Role / Timing Role: Dual-input Smart Reset™ supervisor enforcing minimum hold time before asserting RST to MCU. Use Value: Prevents accidental reboot from brief button taps during wrist gestures, while guaranteeing recovery from unresponsive states. |
Use Scenario: Simultaneous press of crown and side button initiates factory reset sequence in watch OS. IC Role / Device Role / Timing Role: Synchronized SR0/SR1 input arbiter generating clean, debounced RST pulse only after 6.0 s confirmation. Use Value: Eliminates need for MCU-based software debounce logic, reducing firmware complexity and flash footprint. |
| Smartglasses HUD | Wireless Earbud Case |
Use Scenario: User long-press temple button to recover from display driver hang during AR overlay rendering. IC Role / Device Role / Timing Role: Low-power reset controller interfacing directly to MCU's dedicated reset pin with open-drain compatibility. Use Value: Enables sub-2 µA system standby current while retaining hardware-level recovery capability independent of SoC state. |
Use Scenario: Pressing charging case lid button for >6 s resets Bluetooth pairing state and clears firmware cache. IC Role / Device Role / Timing Role: External reset supervisor coordinating with charging IC and BT SoC to ensure atomic reset across subsystems. Use Value: Avoids inconsistent state between battery management and radio firmware during deep recovery sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Smart Reset™ supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6369KA+T | Single push-button input; fixed 1.25 s timeout; no test mode; 3.0–5.5 V range | Lacks dual-input arbitration and programmable tSRC - suitable only for simple single-button reset needs | Select when board space permits SO-8 and dual-button safety is not required. |
| TPS3808G18DBVR | Power-on reset (POR) + watchdog; no push-button inputs; 1.8 V fixed threshold; 1.6–6.5 V supply | Designed for supply monitoring, not user-initiated reset - no SR0/SR1 functionality or tSRC delay | Choose only if primary requirement is POR supervision, not intentional user-triggered reset. |
Compared with MAX6369KA+T and TPS3808G18DBVR, SR2LARU uniquely delivers dual-button synchronized timing, factory-configured 6.0 s delay, and test-mode accessibility - making it the sole fit for wearable products requiring deliberate, glitch-immune, user-confirmed hard reset.
Availability
SR2LARU is available at Aetrix Electronics and suitable for activity tracker, smartwatch, and smartglasses applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SR2LARU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog chips for industrial, automotive, and consumer markets.
SR2LARU belongs to ST's Smart Reset™ supervisor product line, engineered specifically for ultra-low-power, space-constrained portable electronics where reliable, user-intent-driven system recovery is essential.
FAQ
What is the function of Pin 4 (NC) on SR2LARU?
Pin 4 is not internally bonded and has no electrical function. It must be connected to VSS (ground) for mechanical stability, thermal dissipation, and EMI suppression. Leaving it floating may cause solder joint reliability issues or unintended coupling in high-density layouts.
Does SR2LARU provide power-on reset (POR) functionality?
No. SR2LARU does not include a power-on reset circuit. It only responds to sustained assertion of SR0 and SR1 inputs. System POR must be handled externally - either by the host MCU's built-in POR, a separate POR IC, or a discrete RC network on the MCU's reset pin.
How is test mode entered and verified on SR2LARU?
Apply a voltage between VCC + 0.9 V and VCC + 1.4 V to SR0 while VCC is powered. The RST output will assert and remain low, providing visual feedback that test mode is active. To exit, cycle VCC (power-down then power-up); no software command is needed.
Can SR2LARU drive a reset pin directly on a 1.8 V MCU?
Yes - with an external pull-up resistor to 1.8 V. Since SR2LARU's RST is open-drain and specified down to 1.0 V VCC, it safely interfaces with 1.8 V I/O domains. Ensure the pull-up value (typically 10–47 kΩ) balances rise time and leakage; no level shifter is required.
SR2LARU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 6-UDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Reset Timer
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.45x1)
SR2LARU FAQ
1.How can I place an order for SR2LARU through Aetrix?
Please submit a Request for Quotation (RFQ) for SR2LARU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SR2LARU reliable?
The price and inventory of SR2LARU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SR2LARU is usually 5 days.
3.What payment methods are accepted for SR2LARU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SR2LARU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SR2LARU?
SR2LARU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SR2LARU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SR2LARU?
For technical support, including SR2LARU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SR2LARU requirements.
6.How does Aetrix verify that SR2LARU is sourced from the original manufacturer or authorized distributors?
All SR2LARU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SR2LARU meets industry standards.
7.What is the process for return or replacement of SR2LARU?
All SR2LARU units undergo pre-shipment inspection (PSI). If there is an issue with SR2LARU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SR2LARU part is unused and in its original packaging.
Return procedure for SR2LARU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SR2LARU Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
