STMicroelectronics SR2PARU
- Part No.:
- SR2PARU
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 6-UDFN
- Datasheet:
-
SR2PARU.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:8,551
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SR2PARU from STMicroelectronics is a 6-pin Smart Reset™ supervisor IC designed for ultra-low-power wearable systems. It features dual active-low push-button inputs (SR0/SR1), factory-programmed 7.5 s Smart Reset™ setup delay (tSRC), open-drain active-low reset output (RST), 1.65–5.5 V operating voltage, and 1.5 µA supply current at 5 V - enabling reliable hard-reset initiation only after sustained button press in smartwatches and activity trackers.
For engineers reviewing the SR2PARU datasheet, SR2PARU pinout, SR2PARU application, or SR2PARU equivalent, key selection criteria include tSRC timing precision across temperature, absence of power-on reset, configurable RST output type (open-drain vs. push-pull), and compatibility with microcontroller interrupt-driven reset arbitration in space-constrained, battery-powered edge devices.
Technical Context
The SR2PARU implements a dual-input, time-gated reset architecture where both SR0 and SR1 must be held low simultaneously for ≥7.5 s (typ.) before asserting RST - preventing accidental resets from brief button presses. Its logic ignores inputs below 1.575 V (typ.), ensuring clean deassertion during brownout, and guarantees valid RST levels down to 1.0 V.
It supports test mode entry via overvoltage on SR0 (VCC + 0.9 to +1.4 V), triggering a shortened 42 ms (typ.) tSRC-INI timer and feedback-indicated lock state. The device offers no fixed tREC pulse width (push-button controlled release), distinguishing it from tREC-equipped variants like SR2LABU.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating voltage | 1.65 V to 5.5 V - supports single-cell Li-ion, coin cell, and multi-rail system supply domains without external regulation. |
| Supply current | 1.5 µA at 5 V - enables >1-year battery life in always-on wearable applications with periodic reset supervision. |
| tSRC delay | 7.5 s (factory-programmed, typ.) - provides unambiguous user-intent detection for recovery reset in smartglasses and trackers. |
| Reset output | Active-low, open-drain - allows flexible level-shifting and wired-OR reset bus integration with external pull-up. |
| Input logic | Fixed VIH = 0.85×VCC, VIL = 0.3 V - ensures robust noise immunity and compatibility with 1.8 V/3.3 V/5 V GPIOs. |
| Operating temperature | −40 °C to +85 °C - qualified for consumer-grade wearable environments including wrist-worn thermal cycling. |
| Package | UDFN6 (1.6 mm × 1.3 mm, 0.4 mm pitch) - enables PCB area savings in <100 mm² form factors such as earbuds and fitness bands. |
Pinout & Package
SR2PARU is housed in a 6-pin UDFN package (1.6 mm × 1.3 mm × 0.55 mm, 0.4 mm pitch) with exposed thermal pad (not bonded). Pin 1 is marked by dot; pin 4 is NC (not connected, internal die bond wire omitted).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VSS | Supply ground | Reference return path for all internal logic and reset output; requires low-impedance connection to system GND plane. |
| 2 SR1 | Secondary Smart Reset™ input | Active-low push-button input; must be held low concurrently with SR0 for tSRC to trigger RST assertion. |
| 3 RST | Reset output | Open-drain, active-low signal; requires external pull-up for proper logic high; drives MCU /RESET or NMI pin. |
| 4 NC | No connect | Internally unbonded; must be tied to VSS per layout guidelines to prevent floating node coupling. |
| 5 SR0 | Primary Smart Reset™ input | Active-low push-button input; overvoltage (>VCC+0.9 V) triggers test mode; primary control point for reset arbitration. |
| 6 VCC | Supply voltage | 1.65–5.5 V input; requires 0.1 µF ceramic decoupling capacitor placed adjacent to pin for glitch immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Smart Reset™ inputs | SR0 and SR1 require simultaneous low assertion for ≥7.5 s - eliminates spurious resets from single-button bounce or ESD events. |
| Test mode with feedback | Voltage-triggered (SR0 > VCC+0.9 V) entry with 42 ms tSRC-INI and visual/tactile RST feedback - enables in-system validation without programming tools. |
| Glitch-immune timing | tSRC tolerance ±20% over −40 °C to +85 °C - ensures consistent 7.5 s user-hold requirement across environmental extremes. |
| Undervoltage-safe operation | RST deasserts cleanly below 1.575 V (typ.) and remains valid down to 1.0 V - prevents metastability during battery sag or cold start. |
| ECOPACK®2 compliance | RoHS-compliant, halogen-free UDFN6 package - meets global environmental requirements for consumer wearable certifications. |
Applications
| Smartwatch Recovery System | Activity Tracker Hard Reset |
|---|---|
|
Use Scenario: User holds side button for >7 s to force full system reboot when UI freezes or Bluetooth disconnects. IC Role / Device Role / Timing Role: SR2PARU acts as a hardware-enforced reset arbiter - only asserts RST after concurrent SR0/SR1 low condition exceeds factory-set 7.5 s window. Use Value: Prevents accidental reboots from pocket-induced button presses while enabling intentional recovery without requiring disassembly or charging. |
Use Scenario: Wristband enters unrecoverable sensor hang; user long-presses touchpad to initiate MCU reset without losing stored step count. IC Role / Device Role / Timing Role: Provides deterministic, voltage-robust reset initiation path independent of firmware state - RST asserted only after validated tSRC timeout. Use Value: Maintains data integrity by avoiding premature reset; guarantees reset occurs only after confirmed user intent, preserving flash memory contents. |
| Smartglasses Power Cycle | Wireless Earbud Recovery |
|
Use Scenario: AR glasses freeze mid-display; user presses temple button pair for 7.5+ seconds to restart display engine and IMU subsystems. IC Role / Device Role / Timing Role: Dual-input Smart Reset™ interface maps physical buttons to safe reset gating - avoids conflict with short-press gesture functions. Use Value: Enables dedicated hardware reset path without consuming MCU GPIOs for debounce logic or adding BOM cost for discrete RC networks. |
Use Scenario: One earbud loses connection and fails auto-recovery; user places both buds in case and holds lid closed for >7 s to trigger synchronized reset. IC Role / Device Role / Timing Role: Acts as ultra-low-power reset coordinator - monitors mechanical switch closure timing and asserts RST only after validated hold duration. Use Value: Eliminates need for separate reset IC per bud; single SR2PARU per case enables coordinated dual-device recovery with shared timing reference. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Smart Reset™ supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SR2LABU | Includes factory-programmed 360 ms tREC reset pulse width; same 7.5 s tSRC. | Guarantees minimum reset assertion time regardless of button release timing - required for MCUs needing fixed-duration reset pulses. | Select SR2LABU if system MCU requires defined tREC; SR2PARU is preferred when reset duration must track user button release. |
| SR2UARU | 10.0 s tSRC (vs. 7.5 s); identical pinout, package, and RST configuration. | Suited for applications where longer user-hold time reduces false positives - e.g., medical wearables requiring deliberate reset action. | Choose SR2UARU only if extended tSRC improves UX; SR2PARU balances responsiveness and safety for mainstream consumer wearables. |
Compared with SR2LABU (fixed tREC) and SR2UARU (10 s tSRC), SR2PARU uniquely delivers push-button-controlled reset release with 7.5 s setup delay - optimizing for intuitive, user-directed recovery in compact battery-powered devices where precise timing and minimal BOM are critical.
Availability
SR2PARU is available at Aetrix Electronics and suitable for smartwatches, activity trackers, and smartglasses requiring stable component supply, ultra-low quiescent current, and factory-programmed Smart Reset™ timing.
Supply support for SR2PARU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering silicon solutions for automotive, industrial, and consumer markets since 1987.
SR2PARU belongs to ST's Smart Reset™ supervisor product line - engineered specifically for battery-constrained wearable electronics that demand intelligent, glitch-immune reset arbitration without firmware dependency.
FAQ
Does SR2PARU provide power-on reset (POR) functionality?
No. SR2PARU does not generate a power-on reset pulse. It only asserts RST in response to sustained dual-input activation (≥7.5 s). System POR must be handled externally - for example, by the MCU's internal POR circuit or a dedicated POR IC - as SR2PARU's reset behavior is purely event-triggered and voltage-monitored only for undervoltage release.
Can SR2PARU's tSRC delay be modified after manufacturing?
No. The 7.5 s tSRC delay in SR2PARU is factory-programmed and permanently fixed. It cannot be adjusted via external components, registers, or configuration pins. This ensures timing consistency and eliminates calibration overhead in production - users selecting variable tSRC must choose other variants like SR2HARU (4.0 s) or SR2UARU (10.0 s).
What is the purpose of the NC pin (Pin 4) and how should it be handled?
Pin 4 is internally not connected (NC) - no bond wire attaches to this pad. Per ST's layout guidance, it must be electrically tied to VSS (ground) on the PCB to prevent parasitic coupling and ensure signal integrity. Leaving it floating may induce noise on adjacent SR0/SR1 inputs or affect thermal performance due to uncontrolled heat dissipation paths.
How does SR2PARU behave during battery voltage drop below 1.575 V?
When VCC falls below 1.575 V (typ.), SR2PARU disables its Smart Reset™ logic and forces RST to deassert. The output remains in a known inactive state down to 1.0 V, ensuring clean release without glitches or metastability - critical for orderly MCU shutdown and data retention in fading battery conditions.
SR2PARU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 6-UDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Reset Timer
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.45x1)
SR2PARU FAQ
1.How can I place an order for SR2PARU through Aetrix?
Please submit a Request for Quotation (RFQ) for SR2PARU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SR2PARU reliable?
The price and inventory of SR2PARU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SR2PARU is usually 5 days.
3.What payment methods are accepted for SR2PARU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SR2PARU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SR2PARU?
SR2PARU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SR2PARU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SR2PARU?
For technical support, including SR2PARU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SR2PARU requirements.
6.How does Aetrix verify that SR2PARU is sourced from the original manufacturer or authorized distributors?
All SR2PARU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SR2PARU meets industry standards.
7.What is the process for return or replacement of SR2PARU?
All SR2PARU units undergo pre-shipment inspection (PSI). If there is an issue with SR2PARU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SR2PARU part is unused and in its original packaging.
Return procedure for SR2PARU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SR2PARU Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
