Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Supply Controllers, Monitors

STMicroelectronics SRC0CS25D

Name: SRC0CS25D
Brand: STMicroelectronics
SKU: SRC0CS25D
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SRC0CS25D

Manufacturer:: STMicroelectronics

Category:: Power Supply Controllers, Monitors

Package:: 12-WFDFN

Datasheet:: SRC0CS25D.pdf

Description:: IC CTLR SMART PB ON/OFF 12TDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,174

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SRC0CS25D from STMicroelectronics is a smart push-button on/off controller with Smart Reset™ and power-on lockout, designed for ultra-low-power wearable systems. It operates from 1.6 V to 5.5 V, draws only 0.6 µA in standby, features a precise 1.5 V ±1% voltage reference, and supports debounced PB/SR inputs with ±15 kV air-discharge ESD protection. It controls system power via an active-high EN or active-low EN output driving MOSFETs or DC-DC converters in activity trackers and smartwatches.

For engineers reviewing the SRC0CS25D datasheet, SRC0CS25D pinout, SRC0CS25D application, or SRC0CS25D equivalent, key selection criteria include tON_BLANK timing compliance for secure startup, CSRD capacitor-based Smart Reset™ delay tuning, PSHOLD confirmation logic for fail-safe power-up, and open-drain vs. push-pull output configuration options for interfacing with microcontrollers and power stages.

Technical Context

The SRC0CS25D implements dual-stage power sequencing: first, it validates VCC > VTH+ (typ. 3.4 V) over tDEBOUNCE (min. 15 ms), then requires PSHOLD assertion before PB release to sustain EN/EN. Its Smart Reset™ function uses external CSRD capacitance to set tSRD (Smart Reset Delay), enabling configurable long-push detection for either RST assertion or EN deassertion.

Internally, it integrates independent comparators for VTH+ and VTH– (hysteresis 200 mV), glitch-immune edge detectors for PB and SR, and a dedicated 1.5 V reference with <1% accuracy across –40 °C to +85 °C. All outputs except EN are open-drain; EN is push-pull by default, supporting direct drive of high-side MOSFET gates or enable pins of buck regulators.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.6 V to 5.5 V - supports single-cell Li-ion, Li-poly, or coin-cell battery operation without external LDO.
Standby Current	0.6 µA - enables multi-year battery life in always-on wearables during sleep mode.
Voltage Reference Accuracy	1.5 V ±1% - provides stable bias for ADC references or analog sensor interfaces without calibration.
ESD Protection	±15 kV (air), ±8 kV (contact) - eliminates need for external TVS diodes on PB/SR lines in compact wearables.
Operating Temperature	–40 °C to +85 °C - qualified for industrial-grade wearable deployment including outdoor sports devices.
tDEBOUNCE	Min. 15 ms - suppresses mechanical switch bounce while retaining responsive user interaction.
tON_BLANK	Fixed timing window - enforces processor confirmation of valid power-up, preventing false turn-on due to faulty switches or hung MCUs.

Pinout & Package

Package: TDFN12 (2 mm × 3 mm, 0.5 mm pitch, exposed thermal pad).

Pin/Terminal	Circuit Role	Design Meaning
VCC	Power supply input	Monitored for VTH+ (3.4 V typ.) during startup; decoupling with 0.1 µF capacitor required.
SR	Smart Reset™ input	Active-low input with internal optional 100 kΩ pull-up; detects simultaneous long press with PB for reset or shutdown.
VREF	Precise 1.5 V reference output	Stable ±1% reference enabled post-reset; requires mandatory 1 µF bypass capacitor even if unused.
PSHOLD	Power Supply Hold confirmation	Internal pull-down during startup; must be driven high by MCU within tON_BLANK to sustain EN/EN.
CSRD	Smart Reset™ delay timing	Capacitor-to-ground sets tSRD; charging current ISRD determines delay; no cap = immediate long-push recognition.
PB	Push-button input	Active-low input with internal 100 kΩ pull-up; initiates power-up, interrupt, or long-push sequence.
VCCLO	High-threshold comparator output	Open-drain active-low flag indicating VCC < VTH+; used for undervoltage warning or system halt.
PBOUT	Debounced PB status	Open-drain output mirroring PB state after tDEBOUNCE; distinguishes PB-driven interrupts from VCC faults.
EN / EN	System power enable	Push-pull EN (high-active) or open-drain EN (low-active); drives gate of high-side N-MOSFET or enable pin of DC-DC.
RST	Reset signal output	Open-drain active-low reset pulse (tREC duration) triggered at power-up or long PB+SR press (option-dependent).
INT	Interrupt output	Open-drain active-low interrupt asserted on PB press or VCC drop below VTH–; PBOUT used to decode source.
GND	Ground reference	Return path for all signals and power; connected to exposed thermal pad for thermal dissipation.

Key Features

Feature	Design Value
Smart Reset™ delay tuning	External CSRD capacitor sets tSRD independently of internal timing - enables field-adjustable long-press behavior without firmware change.
Secure power-on lockout	tON_BLANK window forces MCU to assert PSHOLD before PB release - prevents boot failure from switch chatter or unresponsive processors.
Dual-source interrupt signaling	Single INT pin reports both PB press and VCC undervoltage; PBOUT status differentiates cause - reduces GPIO count on resource-constrained MCUs.
Factory-trimmed voltage thresholds	VTH+ = 3.4 V (typ.), VTH– = 3.2 V (typ.), hysteresis = 200 mV - eliminates external resistor dividers for battery monitoring in space-constrained designs.
Ultra-low standby consumption	0.6 µA at VCC = 3.6 V, TA = 25 °C - extends battery life in always-listening wearable modes such as motion wake-up or NFC polling.

Applications

Activity Tracker

Smartwatch

Use Scenario: Wrist-worn device powered by CR2032 or thin Li-poly battery, requiring instant-on via side button and graceful shutdown on low battery.

IC Role / Device Role / Timing Role: SRC0CS25D acts as primary power sequencer - asserts EN only after valid PB press + VCC validation + MCU PSHOLD confirmation, then monitors VCCLO for graceful shutdown.

Use Value: Eliminates need for MCU firmware-based power management during deep sleep, reducing BOM cost and firmware complexity while guaranteeing reliable turn-on.

Use Scenario: Multi-function smartwatch with touchscreen, sensors, and BLE radio, where accidental power-on must be prevented and battery runtime maximized.

IC Role / Device Role / Timing Role: SRC0CS25D manages secure startup (tON_BLANK enforced), provides 1.5 V reference for sensor ADCs, and delivers undervoltage interrupt (INT) to trigger BLE disconnect before brownout.

Use Value: Enables deterministic power-state transitions and accurate analog sensing without adding external voltage references or supervisor ICs.

Smartglasses

Wireless Earbuds

Use Scenario: Compact AR glasses with gesture-controlled UI and optical sensors, operating from miniature Li-poly cells with tight PCB area constraints.

IC Role / Device Role / Timing Role: SRC0CS25D serves as compact power controller - uses TDFN12 package, integrates VREF and VCCLO, and supports dual-button Smart Reset™ for factory reset or firmware update mode.

Use Value: Reduces component count by replacing discrete supervisors, voltage monitors, and reference ICs - critical for sub-100 mm² wearable PCBs.

Use Scenario: True wireless stereo earbuds with case-charging, requiring ultra-low quiescent current and robust push-button interface for pairing and playback control.

IC Role / Device Role / Timing Role: SRC0CS25D handles case-to-earbud power handoff - EN drives charging FET; PB/SR inputs support multi-function button (play/pause, reset, case detect) with hardware debouncing.

Use Value: Achieves <1 µA system standby via 0.6 µA SRC0CS25D consumption and eliminates software debounce latency for tactile user feedback.

Equivalent & Alternatives

The following parts are listed as comparable options for similar smart push-button controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS3808G33	Fixed 3.3 V reset threshold; no Smart Reset™, no PSHOLD lockout, no PB/SR debouncing logic.	Only provides basic voltage supervision and reset - cannot replace SRC0CS25D's push-button sequencing or secure startup functions.	Select only if application requires simple reset generation without button interface or power enable control.
MAX16054	Programmable reset timeout; no integrated push-button logic, no VREF output, no tON_BLANK enforcement.	Supports configurable reset delay but lacks PB/SR inputs, Smart Reset™, and fail-safe power-on confirmation.	Choose when supervisory timing flexibility is needed, but full push-button controller functionality is not required.

Compared with TPS3808G33 and MAX16054, SRC0CS25D uniquely integrates secure power sequencing, hardware-debounced dual-button interface, adjustable Smart Reset™, and a precision 1.5 V reference - making it irreplaceable in wearables demanding zero-firmware power control and guaranteed startup integrity.

Availability

SRC0CS25D is available at Aetrix Electronics and suitable for activity trackers, smartwatches, and smartglasses requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.

Supply support for SRC0CS25D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering intelligent power, sensing, and control solutions for automotive, industrial, and consumer markets.

The SRC0 product line targets ultra-low-power wearable and portable electronics, providing integrated push-button controllers that eliminate MCU firmware dependencies for secure power-on, reset, and undervoltage management.

FAQ

What is the purpose of the PSHOLD pin and how must it be driven?

The PSHOLD pin enforces secure startup by requiring the host MCU to drive it high within the fixed tON_BLANK window after PB press. During power-up, an internal pull-down holds PSHOLD low; failure to assert it before PB release causes EN/EN deassertion. This prevents boot from faulty switches or hung processors, ensuring only validated power-ups proceed.

How does the CSRD capacitor affect Smart Reset™ behavior?

The CSRD capacitor sets the Smart Reset™ delay time tSRD by controlling charge time to VSRD threshold using internal ISRD current. Larger capacitance increases tSRD linearly, extending the PB+SR hold time required to trigger RST or EN deassertion. If left unconnected, tSRD = 0 and long-push recognition begins immediately after tINT_Min expires.

Can the SRC0CS25D drive a high-side N-channel MOSFET directly?

Yes - the EN output is push-pull and rated for 5.5 V operation, enabling direct gate drive of high-side N-MOSFETs without level-shifting. For EN (active-low), an external pull-up is required. The 0.6 µA standby current ensures minimal leakage impact on battery life when the MOSFET is off.

Is the 1.5 V VREF output mandatory to use, and what happens if it's unused?

VREF requires a mandatory 1 µF ceramic capacitor to ground regardless of usage - omission risks instability or malfunction. When unused, the reference remains enabled post-reset but draws negligible current. It is disabled automatically in standby mode, eliminating unnecessary power draw in battery-critical applications.

SRC0CS25D Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: Smart Reset™

Package/Case:: 12-WFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Applications:: Power Supply Monitor

Voltage - Input:: -

Voltage - Supply:: 1.6V ~ 5.5V

Current - Supply:: 6 µA

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 12-DFN (3x2)

SRC0CS25D FAQ

1.How can I place an order for SRC0CS25D through Aetrix?

Please submit a Request for Quotation (RFQ) for SRC0CS25D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SRC0CS25D reliable?

The price and inventory of SRC0CS25D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SRC0CS25D is usually 5 days.

3.What payment methods are accepted for SRC0CS25D?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SRC0CS25D transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SRC0CS25D?

SRC0CS25D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SRC0CS25D order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SRC0CS25D?

For technical support, including SRC0CS25D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SRC0CS25D requirements.

6.How does Aetrix verify that SRC0CS25D is sourced from the original manufacturer or authorized distributors?

All SRC0CS25D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SRC0CS25D meets industry standards.

7.What is the process for return or replacement of SRC0CS25D?

All SRC0CS25D units undergo pre-shipment inspection (PSI). If there is an issue with SRC0CS25D, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SRC0CS25D part is unused and in its original packaging.

Return procedure for SRC0CS25D:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…