Texas Instruments SRC4184IPAG
- Part No.:
- SRC4184IPAG
- Manufacturer:
- Texas Instruments
- Category:
- Audio Special Purpose
- Package:
- 64-TQFP
- Datasheet:
-
SRC4184IPAG.pdf
- Description:
- IC SAMPLE RATE CONVERTER 64TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:439
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SRC4184IPAG from Texas Instruments is a four-channel asynchronous sample rate converter (ASRC) designed for professional audio systems. It supports input/output sampling rates up to 212 kHz, achieves 128 dB dynamic range and −125 dB THD+N, and operates with 16:1 to 1:16 input-to-output sampling ratios. It is used in digital mixing consoles and broadcast studio equipment where precise, low-distortion sample rate translation is required.
For engineers reviewing the SRC4184IPAG datasheet, SRC4184IPAG pinout, SRC4184IPAG application, or SRC4184IPAG equivalent, this page provides verified technical context, TQFP-64 package details, hardware/software control mode configuration, dithered 24-bit output path, and real-world audio system integration guidance.
Technical Context
The SRC4184IPAG implements dual independent ASRC channels (A and B), each supporting fully asynchronous operation with programmable interpolation and decimation filters. Its linear-phase digital filtering includes four group delay options for interpolation and direct downsampling capability for decimation.
It features dual serial audio ports supporting I²S, left/right-justified, and TDM formats - with TDM enabling daisy-chaining of up to four devices. Control is available in Hardware mode (pin-strapped) or Software mode via a four-wire SPI interface for register-level access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Four independent channels (two dual-channel SRC blocks A and B) |
| Sampling Rate Range | Input and output up to 212 kHz - enables support for legacy (32 kHz) through high-res (192/212 kHz) audio systems |
| Input/Output Ratio | 16:1 to 1:16 - covers all common professional audio conversions (e.g., 44.1↔48, 48↔96, 44.1↔192) |
| Dynamic Range | 128 dB (A-weighted, −60 dBFS input) - meets broadcast-grade noise floor requirements |
| THD+N | −125 dB (0 dBFS input, 20 Hz–fs/2) - preserves signal integrity in high-fidelity monitoring paths |
| Power Supply | +1.8 V core (or +3.3 V with internal regulator) and +1.65 V to +3.6 V I/O supply - supports mixed-voltage system integration |
| Data Word Length | 16-/18-/20-/24-bit input/output with 28-bit internal data path and dithered output - ensures resolution preservation across bit-depth transitions |
Pinout & Package
Package: TQFP-64 (10 mm × 10 mm, 0.5 mm pitch), thermally enhanced for sustained audio processing loads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RCKIA / RCKIB | Reference clock inputs | Independent master clocks per channel - essential for true asynchronous operation between SRC A and B |
| SDINA / SDINB | Audio input data | Serial PCM/TDM data inputs - accept left/right or multichannel streams depending on format configuration |
| SDOUTA / SDOUTB | Audio output data | Dithered 24-bit output streams - maintain SNR when down-converting bit depth |
| H/S | Hardware/Software mode select | Active-high = Hardware mode (pin-strapped); active-low = Software mode (SPI-controlled) |
| MODEA[0–2] / MODEB[0–2] | Serial port mode control | In Hardware mode: configure I²S/TDM/data format; in Software mode: repurposed as SPI signals (CS/CCLK/CDIN) |
| DEMA[0–1] / DEMB[0–1] | Digital de-emphasis enable | User-selectable for 32/44.1/48 kHz - applies correction only when enabled and matched to source sampling rate |
Key Features
| Feature | Design Value |
|---|---|
| Automatic ratio detection | Eliminates manual ratio programming - reduces firmware complexity and startup latency in multi-format systems |
| TDM daisy-chain support | Enables single-controller management of up to four SRC4184IPAG devices - simplifies routing in large-format digital consoles |
| Four group delay options | Allows trade-off between latency (as low as 46/fsIN seconds) and filter stopband rejection - critical for real-time monitoring paths |
| Soft mute with −128 dB attenuation | Prevents click/pop during channel muting - maintains DC stability and avoids transient artifacts in analog output stages |
| Programmable digital attenuation | 256-step (0.5 dB resolution) software-controlled gain adjustment - replaces external DAC-based level trimming in monitor controllers |
Applications
| Digital Mixing Console | Digital Audio Workstation |
|---|---|
Use Scenario: Integrating AES3, ADAT, and Dante-derived PCM streams with mismatched native sampling rates into a unified 96 kHz processing bus. IC Role / Device Role / Timing Role: Asynchronous sample rate conversion bridge between disparate digital audio domains. Use Value: Enables zero-latency, artifact-free mixing without requiring all sources to be resampled offline or synchronized externally. | Use Scenario: Real-time playback and recording of projects containing tracks sampled at 44.1 kHz, 48 kHz, and 88.2 kHz within a 192 kHz DAW engine. IC Role / Device Role / Timing Role: Per-track ASRC front-end ensuring consistent timing alignment and jitter isolation. Use Value: Preserves original track fidelity while eliminating inter-sample aliasing and clock domain conflicts during mixdown. |
| Broadcast Studio Equipment | Audio Distribution System |
Use Scenario: Converting incoming 44.1 kHz program material to 48 kHz playout standard in live broadcast routers and automation systems. IC Role / Device Role / Timing Role: High-stability, low-jitter sample rate translator in mission-critical signal chain. Use Value: Meets EBU R68 and ATSC A/85 loudness compliance by maintaining full 128 dB dynamic range across format boundaries. | Use Scenario: Feeding identical audio content to multiple zones (studio, control room, recording booth) with independent sample rate requirements. IC Role / Device Role / Timing Role: Multi-output ASRC distributing synchronized but rate-adapted streams. Use Value: Eliminates need for separate clock domains or external reclocking - reduces BOM count and PCB layout complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar asynchronous sample rate conversion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4128A | Two-channel ASRC; max 216 kHz; no TDM daisy-chain; 114 dB DR | Limited to stereo-intensive applications; lacks multi-device synchronization capability | Preferred for cost-sensitive dual-channel designs where TDM scalability is unnecessary |
| CS8422-CQZ | Two-channel ASRC; max 212 kHz; SPI-only control; 123 dB DR; no hardware mode | Requires host MCU for all configuration; no pin-strapped standalone operation | Selected when firmware-controlled flexibility outweighs need for hardware fallback mode |
Compared with AK4128A and CS8422-CQZ, the SRC4184IPAG uniquely delivers four-channel capacity, hardware/software dual-mode operation, and TDM daisy-chaining - making it the only option for scalable, field-deployable broadcast infrastructure requiring redundancy and mixed-control deployment.
Availability
SRC4184IPAG is available at Aetrix Electronics and suitable for digital mixing consoles, broadcast studio equipment, and audio distribution systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SRC4184IPAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and communications markets.
The SRC4184IPAG belongs to TI's professional audio signal chain portfolio, engineered specifically for broadcast-grade, low-latency, multi-channel sample rate conversion in mission-critical audio infrastructure.
FAQ
What is the maximum supported input and output sampling rate for the SRC4184IPAG?
The SRC4184IPAG supports input and output sampling rates up to 212 kHz, as confirmed in the Electrical Characteristics table under "Input Sampling Frequency, fsIN" and "Output Sampling Frequency, fsOUT". This enables compatibility with high-resolution audio formats including 192 kHz PCM and emerging 212 kHz broadcast standards. The device maintains full 128 dB dynamic range and −125 dB THD+N performance across this entire range when operating under specified conditions (TA = +25°C, VDD33 = +3.3 V).
Does the SRC4184IPAG support both hardware and software configuration modes?
Yes, the SRC4184IPAG supports dual configuration modes. In Hardware mode (H/S pin high), functions like serial port format, de-emphasis, and bypass are controlled directly via dedicated pins (e.g., IFMTA[0–2], OFMTA[0–1]). In Software mode (H/S pin low), those same functions are accessed via a four-wire SPI interface using MODEA/B pins repurposed as CS/CCLK/CDIN/CDOUT. This dual-mode architecture allows flexible deployment - from standalone pin-programmed modules to tightly integrated MCU-controlled systems - without changing the SRC4184IPAG footprint or design.
How many independent sample rate conversion channels does the SRC4184IPAG provide?
The SRC4184IPAG provides four independent sample rate conversion channels, implemented as two dual-channel blocks labeled SRC A and SRC B. Each block has its own reference clock (RCKIA/RCKIB), input/output data paths (SDINA/SDOUTA and SDINB/SDOUTB), and control logic. Pin descriptions confirm separate ready flags (RDYA/RDYB), ratio flags (RATIOA/RATIOB), and mute inputs (MUTEA/MUTEB), confirming true channel independence - essential for simultaneous conversion of multiple asynchronous audio streams in digital consoles and broadcast routers.
What package type is used for the SRC4184IPAG, and what are its thermal characteristics?
The SRC4184IPAG uses a TQFP-64 package (10 mm × 10 mm, 0.5 mm pitch) with exposed thermal pad. Absolute maximum ratings specify an operating case temperature range of −40°C to +85°C, and typical power dissipation is 155 mW (dynamic, 192 kHz) or 320 mW (with +3.3 V supply). The package supports standard reflow profiles and is compatible with automated assembly. Thermal resistance data (θJA) is not published in the provided datasheet, but the dual power domains (VDD18/VDD33 and VIO) and ground pin placement (DGND at pins 23 and 57) are optimized for low-noise audio performance and thermal stability in continuous operation.
Can the SRC4184IPAG perform digital de-emphasis, and for which sampling rates is it valid?
Yes, the SRC4184IPAG includes a user-selectable digital de-emphasis filter that is valid only for 32 kHz, 44.1 kHz, and 48 kHz output sampling rates - as explicitly stated in the Features list and Electrical Characteristics table. De-emphasis is disabled for all other rates (e.g., 96 kHz, 192 kHz) and introduces ≤0.001 dB error when enabled at supported rates. Configuration is done via DEMA[0–1] and DEMB[0–1] pins in Hardware mode or corresponding registers in Software mode. This ensures compliance with legacy CD and broadcast pre-emphasis standards without affecting higher-sample-rate content.
SRC4184IPAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-TQFP
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Sample Rate Converter
- Applications:
- Digital Audio Interfacing
- Number of Channels:
- 4
- Interface:
- SPI
- Voltage - Supply:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Specifications:
- 4kHz ~ 212kHz
- Mounting Type:
- Surface Mount
- Grade:
- -
SRC4184IPAG FAQ
1.How can I place an order for SRC4184IPAG through Aetrix?
Please submit a Request for Quotation (RFQ) for SRC4184IPAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SRC4184IPAG reliable?
The price and inventory of SRC4184IPAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SRC4184IPAG is usually 5 days.
3.What payment methods are accepted for SRC4184IPAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SRC4184IPAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SRC4184IPAG?
SRC4184IPAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SRC4184IPAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SRC4184IPAG?
For technical support, including SRC4184IPAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SRC4184IPAG requirements.
6.How does Aetrix verify that SRC4184IPAG is sourced from the original manufacturer or authorized distributors?
All SRC4184IPAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SRC4184IPAG meets industry standards.
7.What is the process for return or replacement of SRC4184IPAG?
All SRC4184IPAG units undergo pre-shipment inspection (PSI). If there is an issue with SRC4184IPAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SRC4184IPAG part is unused and in its original packaging.
Return procedure for SRC4184IPAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SRC4184IPAG Tags

-
SA571DR2G
onsemi

-
ADAU7002ACBZ-R7
Analog Devices Inc.

-
DRV135UA/2K5
Texas Instruments

-
DRV134UA/1K
Texas Instruments

-
DRV134PA
Texas Instruments

-
DRV134UA
Texas Instruments

-
DRV135UA
Texas Instruments

-
SA572DR2G
onsemi

-
PGA2311U/1K
Texas Instruments

-
SI8244BB-D-IS1R
Skyworks Solutions Inc.

-
CS8416K-CZZR
Cirrus Logic Inc.

-
SRC4392IPFBR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

