Texas Instruments SRC4184IPAGG4
- Part No.:
- SRC4184IPAGG4
- Manufacturer:
- Texas Instruments
- Category:
- Audio Special Purpose
- Package:
- 64-TQFP
- Datasheet:
-
SRC4184IPAGG4.pdf
- Description:
- IC SAMPLE RATE CONVERTER 64TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,503
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SRC4184IPAGG4 from Texas Instruments is a four-channel asynchronous sample rate converter (ASRC) designed for professional audio systems. It supports input/output sampling rates up to 212 kHz, achieves 128 dB dynamic range and −125 dB THD+N, and operates with 16:1 to 1:16 input-to-output sampling ratios. It interfaces directly with ADCs, DACs, and DSPs in broadcast mixing consoles and digital audio workstations.
For engineers reviewing the SRC4184IPAGG4 datasheet, SRC4184IPAGG4 pinout, SRC4184IPAGG4 application, or SRC4184IPAGG4 equivalent, key selection considerations include its dual-mode operation (hardware pin-strapped or SPI software-controlled), TDM daisy-chaining capability, programmable digital attenuation (256 steps), and support for de-emphasis at 32/44.1/48 kHz.
Technical Context
The SRC4184IPAGG4 implements two independent, fully asynchronous conversion paths (SRC A and SRC B), each with configurable interpolation and decimation filters. Its linear-phase digital filtering supports four group delay options for interpolation and direct downsampling for decimation, enabling precise latency control in real-time audio routing.
It features dual serial audio ports per channel (input/output), supporting I²S, left/right-justified, and TDM formats - with TDM allowing up to four devices to be daisy-chained. Control is implemented via dedicated hardware pins or a four-wire SPI interface, with mode selection via the H/S pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 4-channel (2 independent dual-path converters: SRC A & SRC B) |
| Sampling Rate Range | Input and output up to 212 kHz; ratio range 16:1 (downsample) to 1:16 (upsample) |
| Dynamic Range | 128 dB (A-weighted, −60 dBFS input, BW = 20 Hz to fs/2) |
| THD+N | −125 dB (0 dBFS input, BW = 20 Hz to fs/2) |
| Digital Attenuation | Software mode only: 256 steps from 0 dB to −127.5 dB (0.5 dB step) |
| Power Supply | +1.8 V core (REGEN = 0) or +3.3 V core (REGEN = 1); +1.65 V to +3.6 V I/O supply |
| Operating Temp | −40°C to +85°C case temperature |
Pinout & Package
Package: TQFP-64 (10 mm × 10 mm, 0.5 mm pitch).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDINA / SDOUTA / SDINB / SDOUTB | Audio data I/O (per channel) | Independent serial audio data lines for SRC A and SRC B input/output paths |
| BCKIA / BCKOA / BCKIB / BCKOB | Bit clock I/O | Configurable as input or output; supports master/slave timing for each channel |
| LRCKIA / LRCKOA / LRCKIB / LRCKOB | Word clock I/O | Left/right frame sync; bidirectional and format-agnostic (I²S, justified, TDM) |
| TDMIA / TDMIB | TDM input data | Enables time-division multiplexed input for up to 16 channels per port when used in TDM mode |
| RCKIA / RCKIB | Reference clock input | Asynchronous reference clocks for SRC A and SRC B; required for ratio tracking and PLL stability |
| H/S | Mode select | Hardware (H/S = 1) or Software (H/S = 0) control mode; determines whether pins or SPI configure operation |
| RST | Reset/power-down | Active-low global reset; initiates hard power-down when held low with no clocks |
| MODEA[0–2] / MODEB[0–2] | Serial port mode config | In Hardware mode: set I²S/TDM/justified format and master/slave; disabled in Software mode |
Key Features
| Feature | Design Value |
|---|---|
| Automatic ratio sensing | Dynamically detects and locks to arbitrary input-to-output sampling ratios without host intervention |
| TDM daisy-chaining | Supports up to four SRC4184IPAGG4 devices on a single TDM bus, reducing interconnect complexity in multi-channel systems |
| Programmable de-emphasis | User-selectable digital de-emphasis filter for 32 kHz, 44.1 kHz, and 48 kHz output rates - compliant with CD and broadcast standards |
| Low-group-delay modes | Four selectable interpolation filter buffer depths (8/16/32/64 samples) to minimize latency in live monitoring or real-time effects processing |
| Soft mute & bypass | Zero-crossing soft mute prevents pop/click artifacts; bypass mode routes input directly to output with no conversion latency |
Applications
| Digital Mixing Console | Digital Audio Workstation |
|---|---|
Use Scenario: Integrating legacy 44.1 kHz digital sources with modern 96 kHz or 192 kHz recording infrastructure. IC Role / Device Role / Timing Role: Asynchronous sample rate converter bridging mismatched clock domains between AES/EBU inputs and high-resolution DAW interfaces. Use Value: Eliminates audible clicks and dropouts during sample rate switching while preserving 128 dB dynamic range across all supported ratios. | Use Scenario: Real-time plugin processing requiring ultra-low-latency audio path reconfiguration. IC Role / Device Role / Timing Role: Dual-path ASRC providing independent, low-group-delay conversion for input monitoring and output rendering paths. Use Value: Enables sub-1 ms round-trip latency using 8-sample interpolation buffers and direct downsampling options. |
| Broadcast Studio Equipment | Audio Distribution System |
Use Scenario: Synchronizing multiple audio feeds (e.g., remote guests, playback servers, live mics) operating at different sample rates into a unified 48 kHz program stream. IC Role / Device Role / Timing Role: Four-channel ASRC handling simultaneous ingest of 32 kHz, 44.1 kHz, and 48 kHz streams for format-agnostic distribution. Use Value: Maintains broadcast-grade −125 dB THD+N and supports digital de-emphasis for legacy CD-originated content. | Use Scenario: Distributing high-fidelity audio across networked zones (e.g., retail, hospitality) where endpoints use varying DAC resolutions and clocking schemes. IC Role / Device Role / Timing Role: Centralized ASRC converting master 96 kHz source to zone-specific rates (e.g., 44.1 kHz for legacy speakers, 48 kHz for VoIP gateways). Use Value: Ensures consistent signal integrity across all outputs with identical 128 dB dynamic range and jitter-immune asynchronous conversion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar asynchronous sample rate conversion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4128A | 2-channel ASRC; max 216 kHz; 114 dB DR; no TDM daisy-chain; SPI-only control | Lower channel count and dynamic range; lacks hardware mode and TDM expansion | Select when space or cost constraints limit to dual-channel needs and software-only configuration is acceptable. |
| CS8422-CQZ | 2-channel ASRC; max 212 kHz; 120 dB DR; supports I²S/TDM; no de-emphasis; pin-compatible SPI | Missing digital de-emphasis and group delay options; lower DR than SRC4184IPAGG4 | Choose when de-emphasis is unnecessary and existing layout uses CS8422 footprint - but verify latency requirements. |
Compared with AK4128A and CS8422-CQZ, the SRC4184IPAGG4 delivers higher channel density (4-channel), superior dynamic range (128 dB vs ≤120 dB), integrated de-emphasis, and flexible hardware/software dual-mode control - making it optimal for broadcast-grade multi-format routing where signal fidelity and configurability are critical.
Availability
SRC4184IPAGG4 is available at Aetrix Electronics and suitable for digital mixing consoles, broadcast studio equipment, and professional audio distribution systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SRC4184IPAGG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company specializing in analog and embedded processing technologies, with leadership in high-performance audio, precision data conversion, and power management ICs.
The SRC4184 product line targets professional and broadcast audio infrastructure, delivering ultra-low-jitter, high-dynamic-range asynchronous sample rate conversion for mission-critical audio routing and format interoperability.
FAQ
What is the maximum supported input and output sampling rate for the SRC4184IPAGG4?
The SRC4184IPAGG4 supports input and output sampling rates up to 212 kHz, as confirmed in the Electrical Characteristics table under "Input Sampling Frequency, fsIN" and "Output Sampling Frequency, fsOUT". This enables compatibility with high-resolution audio formats including 192 kHz PCM and emerging studio standards. The device maintains full 128 dB dynamic range and −125 dB THD+N performance across this entire range when operated within specified supply and thermal conditions.
Does the SRC4184IPAGG4 support TDM mode, and how many devices can be daisy-chained?
Yes, the SRC4184IPAGG4 supports TDM mode on both input and output serial ports, explicitly stated in the FEATURES section and validated in the PIN DESCRIPTIONS table (TDMIA/TDMIB pins). Up to four SRC4184IPAGG4 devices can be daisy-chained in TDM mode, enabling scalable multi-channel audio routing without additional multiplexing logic. This capability is unique to the SRC4184 family and leverages dedicated TDM data lanes and shared bit/word clocks.
How does the SRC4184IPAGG4 handle power supply configuration - can it operate from a single supply?
Yes, the SRC4184IPAGG4 supports single-supply operation: either +1.8 V (with REGEN = 0) or +3.3 V (with REGEN = 1) for the core logic. When using +3.3 V, an internal regulator derives the required +1.8 V core voltage. A separate digital I/O supply (VIO) operates from +1.65 V to +3.6 V, allowing interfacing with mixed-voltage systems. Absolute maximum ratings confirm safe operation within these ranges, and power dissipation data shows <1 mW in hard power-down mode.
What are the key differences between Hardware Mode and Software Mode on the SRC4184IPAGG4?
In Hardware Mode (H/S = 1), configuration is set via dedicated pins (IFMTx, OFMTx, MODEx, etc.), enabling standalone operation without a microcontroller. In Software Mode (H/S = 0), all settings are controlled via the four-wire SPI interface (CS/CCLK/CDIN/CDOUT), allowing dynamic reconfiguration and register readback. Pin functions like MODEB[0–2] and DEMB[0–1] are disabled in Software Mode, while RATIOA/RATIOB and RDYA/RDYB flags remain active in both modes for status monitoring.
Is digital de-emphasis supported on the SRC4184IPAGG4, and for which sampling rates?
Yes, the SRC4184IPAGG4 includes a user-selectable digital de-emphasis filter explicitly supporting 32 kHz, 44.1 kHz, and 48 kHz output sampling rates, as documented in the FEATURES list and ELECTRICAL CHARACTERISTICS table ("Digital De-Emphasis"). De-emphasis error is specified at 0.001 dB, ensuring compliance with Red Book CD and EBU broadcast standards. It is applied post-conversion and is programmable only in Software Mode via SPI register writes.
SRC4184IPAGG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-TQFP
- Packaging:
- Bulk
- Product Status:
- Discontinued at Digi-Key
- Function:
- Sample Rate Converter
- Applications:
- Digital Audio Interfacing
- Number of Channels:
- 4
- Interface:
- SPI
- Voltage - Supply:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Specifications:
- 4kHz ~ 212kHz
- Mounting Type:
- Surface Mount
- Grade:
- -
SRC4184IPAGG4 FAQ
1.How can I place an order for SRC4184IPAGG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SRC4184IPAGG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SRC4184IPAGG4 reliable?
The price and inventory of SRC4184IPAGG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SRC4184IPAGG4 is usually 5 days.
3.What payment methods are accepted for SRC4184IPAGG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SRC4184IPAGG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SRC4184IPAGG4?
SRC4184IPAGG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SRC4184IPAGG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SRC4184IPAGG4?
For technical support, including SRC4184IPAGG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SRC4184IPAGG4 requirements.
6.How does Aetrix verify that SRC4184IPAGG4 is sourced from the original manufacturer or authorized distributors?
All SRC4184IPAGG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SRC4184IPAGG4 meets industry standards.
7.What is the process for return or replacement of SRC4184IPAGG4?
All SRC4184IPAGG4 units undergo pre-shipment inspection (PSI). If there is an issue with SRC4184IPAGG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SRC4184IPAGG4 part is unused and in its original packaging.
Return procedure for SRC4184IPAGG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SRC4184IPAGG4 Tags

-
SA571DR2G
onsemi

-
ADAU7002ACBZ-R7
Analog Devices Inc.

-
DRV135UA/2K5
Texas Instruments

-
DRV134UA/1K
Texas Instruments

-
DRV134PA
Texas Instruments

-
DRV134UA
Texas Instruments

-
DRV135UA
Texas Instruments

-
SA572DR2G
onsemi

-
PGA2311U/1K
Texas Instruments

-
SI8244BB-D-IS1R
Skyworks Solutions Inc.

-
CS8416K-CZZR
Cirrus Logic Inc.

-
SRC4392IPFBR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

