My Inquiry
My Account
Texas Instruments SRC4194IPAGT
- Part No.:
- SRC4194IPAGT
- Manufacturer:
- Texas Instruments
- Category:
- Audio Special Purpose
- Package:
- 64-TQFP
- Datasheet:
-
SRC4194IPAGT.pdf
- Description:
- IC SAMPLE RATE CONVERTER 64TQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,509
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SRC4194IPAGT from Texas Instruments is a four-channel asynchronous sample rate converter (ASRC) for professional audio systems, supporting input/output sampling rates up to 212kHz, 144dB dynamic range at −60dBFS input, −140dB THD+N at 0dBFS, and 16:1 to 1:16 input-to-output sampling ratio. It operates in hardware or software mode and interfaces with ADCs, DACs, and DSPs in broadcast mixing consoles.
For engineers reviewing the SRC4194IPAGT datasheet, SRC4194IPAGT pinout, SRC4194IPAGT application, or SRC4194IPAGT equivalent, this page delivers verified electrical specs, TQFP-64 package details, dual-mode control architecture, real-world audio system integration guidance, and validated alternative ASRC options.
Technical Context
The SRC4194IPAGT implements two independent, fully asynchronous conversion paths (SRC A and SRC B), each with programmable interpolation and decimation filters, selectable group delay modes (8/16/32/64-sample buffers), and direct downsampling capability. Its digital filtering achieves better than 144dB stop-band attenuation with linear-phase response.
It supports dual operation modes: hardware mode via dedicated control pins (IFMTx, OFMTx, BYPx, etc.) for pin-strapped configuration, and software mode via a four-wire SPI interface (CS/CCLK/CDIN/CDOUT) for register-level control of attenuation, de-emphasis, mute, and ratio readback.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Four independent channels (two dual-path SRC blocks: A and B) |
| Sampling Rate Range | Input and output up to 212kHz - enables high-resolution audio processing including DSD-derived PCM and studio-grade 192kHz workflows |
| Sampling Ratio | 16:1 (down) to 1:16 (up) - handles extreme format conversions like 12kHz broadcast feeds to 192kHz mastering streams |
| Dynamic Range | 144dB at −60dBFS input (A-weighted, BW = 20Hz–fs/2) - preserves low-level detail in quiet passages without noise floor interference |
| THD+N | −140dB at 0dBFS input (BW = 20Hz–fs/2) - ensures transparent signal fidelity across full-scale audio signals |
| Digital Attenuation | 256-step software-controlled attenuation (0dB to −127.5dB, 0.5dB steps) - enables precise level matching between mixed sources |
| De-emphasis Support | User-selectable for 32kHz, 44.1kHz, and 48kHz - restores correct spectral balance for legacy CD and broadcast pre-emphasized content |
Pinout & Package
Available in a 64-pin Thin Quad Flat Package (TQFP-64) with 0.5mm pitch, 10mm × 10mm body, and exposed thermal pad (not electrically connected). Designed for surface-mount assembly and thermal management in dense audio PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDINA / SDINB | Audio Input Data (A/B) | Primary serial audio data inputs for each channel pair; support I²S, left/right-justified, and TDM formats |
| SDOUTA / SDOUTB | Audio Output Data (A/B) | Converted output data streams; dithered from internal 28-bit path to maintain resolution at 16–24-bit word lengths |
| RCKIA / RCKIB | Reference Clock Input (A/B) | Independent master clocks for each SRC block; required for asynchronous operation and ratio calculation |
| H/S | Hardware/Software Mode Select | High = hardware mode (pin-strapped); Low = software mode (SPI register access enabled) |
| MODEA[2:0] / MODEB[2:0] | Serial Port Mode Control (A/B) | In hardware mode: configure I²S/TDM/data format; in software mode: repurposed as SPI CS/CCLK/CDIN |
| DEMA[1:0] / DEMB[1:0] | De-emphasis Enable (A/B) | Two-bit encoding selects 32kHz/44.1kHz/48kHz de-emphasis; disabled in software mode (controlled via SPI register) |
| RATIOA / RATIOB | Sampling Ratio Flag Output (A/B) | Indicates current ratio status (e.g., lock, invalid, or specific ratio group); used for system monitoring and fault detection |
| RST | Reset and Hard Power-Down | Active-low synchronous reset; places device into hard power-down (<100µA supply current) when asserted with no clocks |
Key Features
| Feature | Design Value |
|---|---|
| Asynchronous Dual-Path Architecture | Two independent SRC engines (A and B) operate with separate reference clocks - eliminates timing dependency between source and destination domains |
| Flexible Serial Audio Interface | Supports I²S, left/right-justified, and TDM (up to 4-device daisy-chain) on both input and output ports - simplifies integration with multi-channel converters and DSP fabrics |
| Programmable Group Delay Options | Four selectable interpolation filter buffer sizes (8/16/32/64 samples) - allows trade-off between latency (as low as 46/fsIN seconds) and filter stop-band performance |
| Direct Downsampling Mode | Bypasses decimation filter for zero-latency integer-ratio downsampling (e.g., 96kHz → 48kHz) - preserves phase integrity in deterministic timing applications |
| Soft Mute and Digital Attenuation | Hardware mute pin + 256-step software attenuation (0.5dB resolution) - enables glitch-free level transitions and precise gain staging in digital mixers |
| Single-Supply Flexibility | Operates from +1.8V core (REGEN = 0) or +3.3V core with internal regulator (REGEN = 1), plus wide-range I/O supply (+1.65V to +3.6V) - simplifies power design across mixed-voltage systems |
Applications
| Digital Mixing Consoles | Digital Audio Workstations |
|---|---|
Use Scenario: Integrating multiple audio sources with differing sample rates (e.g., 44.1kHz field recordings, 48kHz video sync, 96kHz stems) into a unified 96kHz mixing bus. IC Role / Device Role / Timing Role: Asynchronous sample rate converter providing jitter-immune, bit-transparent resampling per channel pair without shared clock domain constraints. Use Value: Eliminates need for external clock regeneration or system-wide sample rate locking, preserving native timing integrity of each source. | Use Scenario: Real-time rendering of plugin chains where host DAW runs at 48kHz but third-party effects require 96kHz processing. IC Role / Device Role / Timing Role: Bidirectional ASRC bridging host and plugin sample domains while maintaining sub-sample alignment accuracy. Use Value: Enables low-latency, high-fidelity plugin processing without audible artifacts from rate mismatch or clock drift. |
| Broadcast Studio Equipment | Audio Distribution Systems |
Use Scenario: Converting legacy 32kHz/44.1kHz program feeds to modern 48kHz/96kHz transmission standards in OB vans and master control rooms. IC Role / Device Role / Timing Role: High-precision ASRC with user-selectable de-emphasis and 144dB dynamic range for archival-quality signal preservation. Use Value: Maintains EBU R68 compliance and prevents spectral distortion during broadcast chain sample rate handoffs. | Use Scenario: Distributing synchronized multichannel audio across AES67/IP-based networks and analog matrix routers with varying endpoint sample rate requirements. IC Role / Device Role / Timing Role: Four-channel ASRC acting as a central rate-aggregation node, accepting diverse inputs and delivering uniform-rate outputs to downstream devices. Use Value: Reduces need for per-device rate negotiation and enables single-source clocking for entire distribution infrastructure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar asynchronous sample rate conversion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4128AVQ | Two-channel ASRC; max 216kHz sampling; 130dB DR; SPI-only control (no hardware mode); QFN-48 package | Limited to dual-channel systems; lacks TDM daisy-chain and direct downsampling mode | Select when board space is constrained and only two channels are needed; verify compatibility with required de-emphasis rates (supports 44.1/48/88.2/96kHz). |
| CS8422-CQZ | Two-channel ASRC; max 212kHz; 140dB DR; includes integrated S/PDIF receiver/transmitter; TSSOP-28 package | Integrated digital audio interface adds S/PDIF I/O but reduces channel count and removes TDM support | Choose when S/PDIF connectivity is required alongside ASRC functionality and system channel count is ≤2. |
Compared with SRC4194IPAGT, AK4128AVQ offers smaller footprint and higher max rate but halves channel count and removes hardware mode flexibility, while CS8422-CQZ integrates S/PDIF at the expense of TDM scalability and four-channel capability - making SRC4194IPAGT optimal for multi-channel, TDM-based professional audio routing.
Availability
SRC4194IPAGT is available at Aetrix Electronics and suitable for digital mixing consoles, broadcast studio equipment, and audio distribution systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SRC4194IPAGT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance signal chain solutions.
The SRC4194 product line targets professional and broadcast audio infrastructure, delivering ultra-low-distortion, multi-channel asynchronous sample rate conversion with flexible digital audio interfacing and robust power management.
FAQ
What is the maximum supported input and output sampling rate for the SRC4194IPAGT?
The SRC4194IPAGT supports input and output sampling rates up to 212kHz per channel. This specification is confirmed in the Electrical Characteristics table under "Input Sampling Frequency, fsIN" and "Output Sampling Frequency, fsOUT", with typical operation validated across ratios such as 192kHz:192kHz and 44.1kHz:192kHz. The device maintains full dynamic range and THD+N performance within this range when powered per datasheet conditions.
Does the SRC4194IPAGT support TDM mode, and how many devices can be daisy-chained?
Yes, the SRC4194IPAGT supports TDM mode on both input and output serial ports, and the datasheet explicitly states that "TDM Mode Allows Daisy-Chaining of Up to Four Devices". This is implemented using the TDMIA and TDMIB input pins and corresponding LRCKI/BCKI timing, enabling scalable multichannel audio routing without additional framing logic.
How does the SRC4194IPAGT handle power supply configuration for +1.8V versus +3.3V operation?
The SRC4194IPAGT supports dual-core supply configurations: when REGEN = 0, VDD18 (+1.8V) is required and VDD33 must be unconnected; when REGEN = 1, VDD33 (+3.3V) powers the core and an internal regulator derives +1.8V, so VDD18 must be left unconnected. The I/O supply (VIO) operates independently from +1.65V to +3.6V, allowing mixed-voltage system integration.
Can the SRC4194IPAGT perform sample rate conversion without using the internal digital filters?
Yes - the SRC4194IPAGT provides a Bypass Mode (via BYPA/BYPB pins) that routes input port data directly to the output port with no interpolation or decimation filtering applied. In this mode, the device functions as a transparent digital audio passthrough, retaining original sample rate and timing, useful for diagnostic paths or fixed-ratio systems where filtering is unnecessary.
What are the group delay options available for the interpolation filter in the SRC4194IPAGT?
The SRC4194IPAGT offers four group delay options for the interpolation filter: 8-, 16-, 32-, and 64-sample buffer configurations. These are selected via LGRPA[1:0] and LGRPB[1:0] pins in hardware mode or corresponding SPI registers in software mode. Minimum group delay is 46.53125/fsIN seconds (64-sample buffer, decimation enabled) or 46/fsIN seconds (direct downsampling enabled), enabling latency optimization per application.
SRC4194IPAGT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-TQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Sample Rate Converter
- Applications:
- Digital Audio Interfacing
- Number of Channels:
- 4
- Interface:
- I2S, TDM
- Voltage - Supply:
- 1.8V, 3.3V
- Operating Temperature:
- -45°C ~ 85°C (TA)
- Specifications:
- 4kHz ~ 212kHz
- Mounting Type:
- Surface Mount
- Grade:
- -
SRC4194IPAGT FAQ
1.How can I place an order for SRC4194IPAGT through Aetrix?
Please submit a Request for Quotation (RFQ) for SRC4194IPAGT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SRC4194IPAGT reliable?
The price and inventory of SRC4194IPAGT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SRC4194IPAGT is usually 5 days.
3.What payment methods are accepted for SRC4194IPAGT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SRC4194IPAGT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SRC4194IPAGT?
SRC4194IPAGT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SRC4194IPAGT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SRC4194IPAGT?
For technical support, including SRC4194IPAGT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SRC4194IPAGT requirements.
6.How does Aetrix verify that SRC4194IPAGT is sourced from the original manufacturer or authorized distributors?
All SRC4194IPAGT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SRC4194IPAGT meets industry standards.
7.What is the process for return or replacement of SRC4194IPAGT?
All SRC4194IPAGT units undergo pre-shipment inspection (PSI). If there is an issue with SRC4194IPAGT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SRC4194IPAGT part is unused and in its original packaging.
Return procedure for SRC4194IPAGT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SRC4194IPAGT Tags
-
SA571DR2G
onsemi
-
ADAU7002ACBZ-R7
Analog Devices Inc.
-
DRV135UA/2K5
Texas Instruments
-
DRV134UA/1K
Texas Instruments
-
DRV134PA
Texas Instruments
-
DRV134UA
Texas Instruments
-
DRV135UA
Texas Instruments
-
SA572DR2G
onsemi
-
PGA2311U/1K
Texas Instruments
-
SI8244BB-D-IS1R
Skyworks Solutions Inc.
-
CS8416K-CZZR
Cirrus Logic Inc.
-
SRC4392IPFBR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
