STMicroelectronics SRK2000A
- Part No.:
- SRK2000A
- Manufacturer:
- STMicroelectronics
- Category:
- Power Supply Controllers, Monitors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SRK2000A.pdf
- Description:
- IC SMART DVR SYNC RECT LLC 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,435
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SRK2000A from STMicroelectronics is a secondary-side synchronous rectifier smart driver IC optimized for LLC resonant converters with center-tapped transformer secondaries. It features dual N-channel MOSFET gate drivers (1 A source / 3.5 A sink), matched turn-off thresholds (±1 mV), intelligent automatic sleep mode, and operates from 4.5–32 V at up to 500 kHz - enabling high-efficiency AC-DC power supplies in server and industrial SMPS.
For engineers reviewing the SRK2000A datasheet, SRK2000A pinout, SRK2000A application, or SRK2000A equivalent, key selection criteria include drain-sensing threshold matching (-12 mV or -25 mV programmable), UVLO hysteresis (0.25 V), 250 µA quiescent current in active mode, and interlocked gate drive logic preventing simultaneous conduction in full-wave rectification topologies.
Technical Context
The SRK2000A implements a cycle-by-cycle, drain-voltage-sensing control scheme where each gate driver responds to negative-going edges on DVS1/DVS2 pins, triggering MOSFET turn-on when body diode conduction begins (VDVS_TH = −200 mV typ.) and turn-off when current approaches zero (programmable VDVS_Off = −12 mV or −25 mV). Interlocking logic ensures only one SR MOSFET conducts at a time.
Its intelligent sleep mode activates below light-load thresholds, halting gate driving and reducing quiescent consumption to 150 µA while maintaining fast wake-up response. The EN pin serves triple duty: setting turn-off thresholds, programming UVLO (VCC_On = 4.5 V, VCC_Off = 4.25 V), and enabling remote on/off control via 1.8 V comparator with 45 mV hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating frequency | Up to 500 kHz - supports high-frequency LLC designs without timing degradation. |
| Gate drive capability | 1 A source / 3.5 A sink per output - drives multiple parallel N-MOSFETs with low RDS(on) and fast switching. |
| Turn-off threshold matching | ±1 mV between DVS1/DVS2 - ensures balanced current sharing and prevents cross-conduction in dual-SR configurations. |
| Quiescent current | 250 µA (active), 150 µA (sleep mode) - sustains >90% efficiency at 10% load in 80+/90+ PSUs. |
| UVLO hysteresis | 0.25 V - prevents oscillation during brown-out conditions in wide-input AC-DC adapters. |
| Drain sensing accuracy | −200 mV turn-on threshold, 250 ns debounce - eliminates false triggering from noise while preserving ZVS timing integrity. |
| Supply voltage range | 4.5–32 V - compatible with 5 V bias rails and higher-voltage auxiliary supplies in multi-output SMPS. |
Pinout & Package
SRK2000A is housed in an SO-8 package with exposed thermal pad (package code: SO-8), optimized for surface-mount assembly and thermal dissipation in high-power density AC-DC converters.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SGND | Signal ground reference | 0 V reference for internal comparators and drain-sensing circuitry; must be routed directly to PGND to avoid sensing offset errors. |
| 2 EN | Enable & threshold programming input | Configures VDVS_OFF (−12/−25 mV), sets UVLO thresholds, and enables/disables gate drivers via 1.8 V comparator with hysteresis. |
| 3 DVS1 | Drain voltage sense 1 | Monitors SR1 MOSFET drain; triggers turn-on at −200 mV and turn-off at programmed threshold; requires series resistor for overvoltage protection. |
| 4 DVS2 | Drain voltage sense 2 | Monitors SR2 MOSFET drain; functionally identical to DVS1 with matched thresholds and interlocked timing control. |
| 5 GD2 | Gate driver 2 output | Totem-pole output clamped to 12 V max; delivers 3.5 A sink current to rapidly discharge SR2 gate capacitance. |
| 6 PGND | Power ground return | Return path for gate drive pulsed currents; must connect to common source node of both SR MOSFETs to minimize ground bounce. |
| 7 GD1 | Gate driver 1 output | Identical to GD2; independently controlled but interlocked to prevent shoot-through during transformer center-tap commutation. |
| 8 VCC | Supply voltage input | 4.5–32 V DC input; requires local 0.1 µF bypass to SGND and separate 0.1 µF to PGND for stable control and gate drive operation. |
Key Features
| Feature | Design Value |
|---|---|
| Matched turn-off thresholds | ±1 mV matching between DVS1/DVS2 ensures symmetrical current termination and balanced conduction in dual-SR LLC designs. |
| Intelligent automatic sleep mode | Reduces Iq from 250 µA to 150 µA at light load and fully disables gate driving - improves 10% load efficiency by >1.2% in 92+ server PSUs. |
| Interlocked dual gate drivers | Hardware-enforced mutual exclusion prevents simultaneous GD1/GD2 activation - eliminates shoot-through risk in center-tap full-wave rectifiers. |
| Programmable UVLO with hysteresis | VCC_ON = 4.5 V / VCC_OFF = 4.25 V (0.25 V hysteresis) - ensures clean startup/shutdown without oscillation during line dips. |
| Drain-sensing noise immunity | 250 ns turn-on debounce and zero-crossing-aware turn-off timing reject EMI while preserving ZVS timing integrity. |
Applications
| High-Power AC-DC Adapters | 90+/92+ Compliant Server SMPS |
|---|---|
|
Use Scenario: 200–1000 W external power adapters for gaming laptops and workstations requiring >90% efficiency across 20–100% load range. IC Role / Device Role / Timing Role: Secondary-side synchronous rectifier controller managing dual N-MOSFETs in center-tapped LLC topology; provides cycle-by-cycle zero-current turn-off timing. Use Value: Enables 94.5% peak efficiency at 230 VAC input by eliminating body-diode conduction losses and reducing gate drive losses via 1 A/3.5 A drive strength. |
Use Scenario: Redundant 1+1 or 2+1 ATX/CRPS server power supplies targeting Titanium (96%) and Platinum (94%) 80 PLUS certification. IC Role / Device Role / Timing Role: Dual-channel SR driver coordinating two paralleled MOSFETs per leg in full-wave rectified LLC outputs; implements matched turn-off to balance current sharing. Use Value: Achieves <0.5% current imbalance between SR legs under transient load steps, sustaining regulation margin and thermal derating compliance. |
| All-in-One PC Power Supplies | Industrial SMPS |
|
Use Scenario: Compact, fanless 300–600 W internal PSUs for space-constrained all-in-one desktops requiring silent operation and high reliability. IC Role / Device Role / Timing Role: Synchronous rectifier supervisor with integrated sleep mode - disables gate driving during standby to reduce no-load power to <0.3 W. Use Value: Meets ENERGY STAR® Tier 2 no-load requirements while maintaining <100 ms wake-up latency from sleep to full output regulation. |
Use Scenario: 500–2000 W industrial AC-DC modules for factory automation and medical equipment demanding extended temperature operation and long-term stability. IC Role / Device Role / Timing Role: Robust SR controller rated for −40 °C to +150 °C junction temperature; uses clamp-limited gate outputs (12 V max) to protect MOSFET gates under overvoltage stress. Use Value: Maintains reliable SR operation across 40–85 °C ambient with <10 ppm/°C drift in turn-off thresholds, ensuring consistent efficiency over lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous rectifier controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC24612-2 | Single-channel SR controller with adaptive dead-time control; no dual-channel interlock; 200 mA sink current vs. SRK2000A's 3.5 A. | Requires external logic for dual-MOSFET coordination; suited for asymmetrical topologies like flyback or forward, not center-tap LLC. | Select only if redesigning for single-SR per leg or adding discrete interlock circuitry - not drop-in compatible. |
| MP6908A | Single-channel SR controller with 1.2 A sink; lacks programmable UVLO hysteresis and matched turn-off thresholds (±5 mV typical). | Used in cost-sensitive adapters; does not support precise current balancing required for high-power server SMPS. | Acceptable for ≤300 W AC-DC adapters where ±5 mV mismatch is tolerable; insufficient for 92+ server PSUs needing <±1 mV matching. |
Compared with UCC24612-2 and MP6908A, the SRK2000A uniquely integrates dual interlocked drivers, sub-millivolt threshold matching, and intelligent sleep mode - making it the only solution qualified for high-reliability, high-efficiency center-tap LLC systems above 400 W.
Availability
SRK2000A is available at Aetrix Electronics and suitable for high-power AC-DC adapters, 90+/92+ compliant server SMPS, and industrial SMPS requiring stable component supply, long lifecycle support, and guaranteed traceable sourcing.
Supply support for SRK2000A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, analog, and microcontroller technologies for industrial, automotive, and consumer markets.
The SRK2000A belongs to ST's Synchronous Rectifier Controller product line, engineered specifically for high-frequency LLC resonant converters with center-tapped secondaries - targeting efficiency-critical server, computing, and industrial power supplies.
FAQ
What is the purpose of the EN pin on the SRK2000A?
The EN pin serves three critical functions: it programs the drain-sensing turn-off threshold (−12 mV or −25 mV), sets the UVLO turn-on/turn-off voltages (4.5 V / 4.25 V), and acts as an enable/disable input via a 1.8 V comparator with 45 mV hysteresis. Pulling EN below 1.75 V disables both gate drivers, allowing remote on/off control without interrupting VCC.
How does the SRK2000A prevent simultaneous conduction of both SR MOSFETs?
The SRK2000A uses hardware interlocking logic that monitors the state of both DVS inputs and enforces mutual exclusion: when GD1 is active, GD2 is forced low, and vice versa. This is implemented in the internal state machine and cannot be overridden by external signals - eliminating shoot-through risk in center-tap full-wave rectification.
Can the SRK2000A be used with standard-level (not logic-level) N-MOSFETs?
Yes - the SRK2000A's gate drivers deliver up to 12 V clamped high-level output, sufficient to fully enhance standard-threshold N-MOSFETs (VGS(th) ≤ 4 V). Its 3.5 A sink current ensures rapid turn-off even with high gate charge devices, and the EN pin's resistor-divider configuration allows precise UVLO setting for optimal MOSFET biasing.
What design considerations apply to the DVS1 and DVS2 pins?
DVS1/DVS2 require external series resistors (typically 1–3 kΩ) to limit injected current during off-state voltage spikes - especially when VDS exceeds 36 V. These resistors also set the effective turn-on threshold via Equation 6 (e.g., 2 kΩ yields −0.3 V). Layout must minimize trace inductance and avoid routing near switching nodes to preserve noise immunity and timing accuracy.
SRK2000A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- General Purpose
- Voltage - Input:
- -
- Voltage - Supply:
- 4.5V ~ 32V
- Current - Supply:
- 35 mA
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
SRK2000A FAQ
1.How can I place an order for SRK2000A through Aetrix?
Please submit a Request for Quotation (RFQ) for SRK2000A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SRK2000A reliable?
The price and inventory of SRK2000A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SRK2000A is usually 5 days.
3.What payment methods are accepted for SRK2000A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SRK2000A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SRK2000A?
SRK2000A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SRK2000A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SRK2000A?
For technical support, including SRK2000A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SRK2000A requirements.
6.How does Aetrix verify that SRK2000A is sourced from the original manufacturer or authorized distributors?
All SRK2000A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SRK2000A meets industry standards.
7.What is the process for return or replacement of SRK2000A?
All SRK2000A units undergo pre-shipment inspection (PSI). If there is an issue with SRK2000A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SRK2000A part is unused and in its original packaging.
Return procedure for SRK2000A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SRK2000A Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

