STMicroelectronics SRK2000DTR
- Part No.:
- SRK2000DTR
- Manufacturer:
- STMicroelectronics
- Category:
- Power Supply Controllers, Monitors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SRK2000DTR.pdf
- Description:
- IC SMART DVR SYNC RECT 8-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,461
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SRK2000DTR from STMicroelectronics is a secondary-side synchronous rectifier smart driver IC optimized for LLC resonant converters with center-tapped transformer secondaries. It features dual N-channel MOSFET gate drivers (1 A source / 3.5 A sink), programmable drain-sensing turn-off thresholds (–12 mV or –25 mV), intelligent automatic sleep mode, and operates from 4.5 V to 32 V at up to 500 kHz - enabling high-efficiency AC-DC power supplies in server SMPS and 80+/85+ ATX designs.
For engineers reviewing the SRK2000DTR datasheet, SRK2000DTR pinout, SRK2000DTR application, or SRK2000DTR equivalent, key selection considerations include its interlocked dual-gate control logic, current-reversal protection, light-load sleep mode activation threshold, UVLO hysteresis configuration via EN pin, and SO-8 package thermal performance under pulsed gate drive loads.
Technical Context
The SRK2000DTR implements a cycle-by-cycle, drain-voltage-sensing control scheme where each gate driver responds independently to negative-going edges on DVS1/DVS2 pins, with precise timing windows governed by internal state machines. Its interlocking logic enforces strict non-overlap between GD1 and GD2 outputs and enables zero-voltage turn-on by triggering conduction only after body-diode conduction begins.
It integrates programmable UVLO hysteresis (via EN pin biasing), adaptive sleep mode entry/exit based on load-dependent quiescent current reduction (250 µA active, 150 µA sleep), and robust noise rejection using 250 ns turn-on debounce and 60 ns max turn-off propagation delay - all designed to maintain ZVS operation across wide load and frequency ranges in resonant topologies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 4.5 V to 32 V - supports wide-input industrial and server SMPS rails without external LDO. |
| Gate Drive Strength | 1 A source / 3.5 A sink per output - directly drives multiple parallel N-MOSFETs with low RDS(on) in high-current secondary paths. |
| Max Switching Frequency | 500 kHz - matches high-frequency LLC operation while maintaining accurate zero-current detection. |
| Quiescent Current | 250 µA typical - enables >90% efficiency at light load when combined with automatic sleep mode. |
| Turn-off Threshold | Programmable –12 mV or –25 mV via EN pin - selects optimal dead-time margin for specific MOSFET RDS(on) and layout parasitics. |
| Propagation Delay | <60 ns turn-off - prevents current reversal during steep dI/dt decay above resonance in LLC half-bridge secondaries. |
| Sleep Mode Entry | Automatic at light load - disables gate driving and reduces Iq to ~150 µA, eliminating SR losses where body diode conduction becomes more efficient. |
Pinout & Package
SRK2000DTR is housed in an SO-8 package with exposed thermal pad (standard JEDEC MS-012AC), supporting PCB heat sinking for continuous 0.65 W dissipation at TA = 50 °C (RthJA = 150 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SGND (Pin 1) | Signal ground reference | 0 V reference for internal comparators and drain-sensing circuits; must be routed separately from PGND to avoid noise coupling into sensing path. |
| EN (Pin 2) | Enable & threshold programming input | Configures UVLO turn-on/off thresholds and selects –12 mV/–25 mV turn-off level; also serves as remote on/off control node. |
| DVS1 (Pin 3) | Drain voltage sense 1 | Monitors SR1 MOSFET drain; triggers GD1 turn-on at –200 mV and turn-off at programmed negative threshold with 250 ns debounce. |
| DVS2 (Pin 4) | Drain voltage sense 2 | Monitors SR2 MOSFET drain; identical function to DVS1 with independent state machine and interlock coordination. |
| GD2 (Pin 5) | Gate driver output 2 | Totem-pole output clamped to ~12 V; sinks 3.5 A to discharge MOSFET gate rapidly and prevent shoot-through during transition. |
| PGND (Pin 6) | Power ground return | Return path for high-pulse gate drive currents; must connect to MOSFET source common point to minimize ground bounce. |
| GD1 (Pin 7) | Gate driver output 1 | Identical to GD2; interlocked with GD2 to ensure <10 ns overlap immunity and prevent simultaneous conduction. |
| VCC (Pin 8) | Supply input | Accepts 4.5–32 V; requires local 0.1 µF ceramic bypass to SGND and separate 0.1 µF to PGND for clean analog/digital supply separation. |
Key Features
| Feature | Design Value |
|---|---|
| Interlocked dual gate drivers | Prevents simultaneous GD1/GD2 activation via hardware logic - eliminates risk of transformer short-circuit in center-tap LLC secondaries. |
| Body-diode-triggered turn-on | Activates MOSFET only after body diode conduction begins - ensures zero-voltage switching and eliminates Miller-induced turn-on spikes. |
| Programmable turn-off threshold | Two selectable levels (–12 mV / –25 mV) via EN pin bias - allows tuning for MOSFET RDS(on), layout inductance, and EMI trade-offs. |
| Intelligent automatic sleep mode | Reduces Iq from 250 µA to ~150 µA and halts gate driving at light load - improves efficiency by 0.3–0.8% at 5–10% load in 92+ server PSUs. |
| Current reversal protection | Detects reverse current flow in secondaries using zero-crossing comparator in first half-cycle - critical for stable operation above LLC resonance frequency. |
Applications
| High-Efficiency Server SMPS | 80+/85+ ATX Power Supplies |
|---|---|
Use Scenario: 1.2 kW redundant power supply for cloud data center rack servers operating at 48 V output with 92+ efficiency certification. IC Role / Device Role / Timing Role: Secondary-side synchronous rectifier controller managing two parallel N-MOSFETs per leg in full-wave LLC topology with center-tapped transformer. Use Value: Enables >92.5% efficiency at 20% load via sleep mode and reduces thermal stress on MOSFETs through precise zero-current turn-off. | Use Scenario: Modular ATX power supply for gaming PCs requiring 85+ Platinum certification and dynamic load response from 5% to 100%. IC Role / Device Role / Timing Role: Dual-channel SR driver coordinating conduction timing between complementary MOSFET pairs on transformer center-tap secondary winding. Use Value: Delivers consistent 85+ efficiency down to 10% load using adaptive sleep mode and eliminates cross-conduction risk via hardware interlock. |
| Industrial AC-DC Adapters | All-in-One PC Power Modules |
Use Scenario: 300 W industrial AC-DC adapter powering PLC controllers in harsh ambient (–40 °C to +85 °C) with tight EMI limits. IC Role / Device Role / Timing Role: Synchronous rectifier supervisor ensuring reliable MOSFET switching across temperature and line-voltage variations in LLC resonant stage. Use Value: Maintains stable regulation and <100 mV output ripple via fast 60 ns turn-off propagation and robust noise-immune drain sensing. | Use Scenario: Compact 240 W internal power module for all-in-one desktop PCs with space-constrained PCB layout and acoustic noise requirements. IC Role / Device Role / Timing Role: Low-quiescent-current SR driver minimizing standby loss while enabling rapid wake-up from sleep mode during CPU burst loads. Use Value: Achieves <0.5 W no-load consumption and meets ENERGY STAR® Tier 2 standby requirements without auxiliary bias winding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous rectifier controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC24612DR | Single-channel SR controller with integrated VDS sensing; lacks dual-channel interlock and automatic sleep mode. | Requires external logic for dual-MOSFET coordination; not suitable for center-tap full-wave LLC without added circuitry. | Select only for single-MOSFET half-wave rectification or when discrete interlock logic is acceptable. |
| MP6908GJ-Z | Single-output SR driver with 1.2 A sink; no programmable turn-off threshold or sleep mode; uses external RC timing. | Limited to fixed-threshold operation and cannot adapt to varying MOSFET RDS(on) or light-load conditions. | Prefer for cost-sensitive, lower-power (<150 W) adapters where efficiency optimization below 20% load is not required. |
Compared with UCC24612DR and MP6908GJ-Z, SRK2000DTR uniquely delivers hardware-enforced dual-channel interlock, programmable turn-off thresholds, and automatic light-load sleep - making it the only choice for high-efficiency, high-reliability center-tap LLC designs above 200 W where ZVS integrity and standby power are critical.
Availability
SRK2000DTR is available at Aetrix Electronics and suitable for high-efficiency server SMPS, 80+/85+ ATX power supplies, and industrial AC-DC adapters requiring stable component supply and long-term lifecycle support.
Supply support for SRK2000DTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for industrial, automotive, and consumer markets.
The SRK2000 belongs to ST's high-performance power conversion IC portfolio, engineered specifically for resonant topologies - emphasizing precision timing, robust protection, and efficiency optimization in LLC and phase-shifted full-bridge secondary-side control.
FAQ
What is the purpose of the EN pin on the SRK2000DTR?
The EN pin serves three integrated functions: it sets the drain-voltage turn-off threshold (–12 mV or –25 mV) for both synchronous rectifiers, programs the UVLO hysteresis for VCC startup/shutdown, and acts as a remote enable/disable input. Biasing it with a pull-up resistor or divider configures all three behaviors simultaneously - no external logic is needed for coordinated control.
How does the SRK2000DTR prevent simultaneous conduction of the two MOSFETs?
It uses dedicated hardware interlock logic that monitors both DVS1 and DVS2 states in real time. The gate drivers GD1 and GD2 are mutually exclusive: one output cannot activate until the other has fully turned off and its drain voltage exceeds +1.4 V (arming threshold). This hardwired constraint guarantees <1 ns overlap risk and eliminates need for external dead-time circuitry.
Can the SRK2000DTR be used with standard-level (non-logic) N-channel MOSFETs?
Yes - its gate drivers clamp high-level output to ~12 V (even with 32 V VCC), making them compatible with standard-threshold N-MOSFETs. The 3.5 A sink current ensures fast turn-off critical for preventing current reversal, and the programmable turn-off threshold allows tuning for higher RDS(on) devices without sacrificing ZVS performance.
Does the SRK2000DTR require external components for basic operation?
Only three passive components are mandatory: a 0.1 µF ceramic capacitor from VCC to SGND, another 0.1 µF from VCC to PGND, and a pull-up or divider network on the EN pin. No external timing capacitors, bootstrap diodes, or auxiliary windings are needed - enabling minimal BOM count and simplified layout in space-constrained power modules.
SRK2000DTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- General Purpose
- Voltage - Input:
- -
- Voltage - Supply:
- 4.5V ~ 32V
- Current - Supply:
- 35 mA
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
SRK2000DTR FAQ
1.How can I place an order for SRK2000DTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SRK2000DTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SRK2000DTR reliable?
The price and inventory of SRK2000DTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SRK2000DTR is usually 5 days.
3.What payment methods are accepted for SRK2000DTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SRK2000DTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SRK2000DTR?
SRK2000DTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SRK2000DTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SRK2000DTR?
For technical support, including SRK2000DTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SRK2000DTR requirements.
6.How does Aetrix verify that SRK2000DTR is sourced from the original manufacturer or authorized distributors?
All SRK2000DTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SRK2000DTR meets industry standards.
7.What is the process for return or replacement of SRK2000DTR?
All SRK2000DTR units undergo pre-shipment inspection (PSI). If there is an issue with SRK2000DTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SRK2000DTR part is unused and in its original packaging.
Return procedure for SRK2000DTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SRK2000DTR Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

