Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Supply Controllers, Monitors

STMicroelectronics SRK2001LTR

Name: SRK2001LTR
Brand: STMicroelectronics
SKU: SRK2001LTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SRK2001LTR

Manufacturer:: STMicroelectronics

Category:: Power Supply Controllers, Monitors

Package:: 10-SOP (0.154", 3.90mm Width)

Datasheet:: SRK2001LTR.pdf

Description:: IC REG CTLR AC-DC LLC RES 10SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,749

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SRK2001LTR from STMicroelectronics is a secondary-side adaptive synchronous rectification controller optimized for LLC resonant converters with center-tapped secondary windings. It features dual N-channel MOSFET gate drivers, 35 ns total turn-off delay, 50 μA quiescent current in low-consumption mode, and high-voltage Kelvin drain-source sensing up to 90 V - enabling high-efficiency AC-DC power supplies for 92+ server SMPS.

For engineers reviewing the SRK2001LTR datasheet, SRK2001LTR pinout, SRK2001LTR application, or SRK2001LTR equivalent, this page delivers verified technical context on adaptive turn-on/off logic, parasitic inductance compensation, sleep-mode programmability, and SSOP10 layout constraints - all critical for LLC converter efficiency optimization at light-load and transient conditions.

Technical Context

The SRK2001LTR implements asynchronous state-machine control for two independent SR MOSFETs, with interlocked gate drivers preventing simultaneous conduction. Its adaptive turn-on logic uses load-dependent masking time (100 ns–2 μs) to suppress false triggering from capacitive currents, while adaptive turn-off maximizes conduction time cycle-by-cycle without external compensation components.

ZCD comparator provides fast (<35 ns) current-inversion protection during load transients or above-resonance operation, blanked for 450 ns post-turn-on. Sleep mode entry/exit is programmable via PROG and EN pins using resistor-defined voltage thresholds, enabling soft transitions and burst-mode coordination with primary controllers like L6599A/L6699.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	4.5 V to 32 V - supports direct biasing from LLC output rail; internal clamp at 36 V prevents overvoltage damage.
I_q (Low-Consumption Mode)	50 μA - enables sub-100 mW no-load power in ATX/server SMPS meeting 80 PLUS Titanium requirements.
Turn-Off Delay	35 ns total - minimizes body-diode conduction loss during zero-current switching transitions.
DVS Sensing Range	−3 V to 90 V - Kelvin sensing with 100 Ω series resistors ensures accurate SR MOSFET drain-source voltage capture despite PCB parasitics.
Gate Drive Peak Sink	4 A (ZCD-triggered) - guarantees sub-100 ns forced turn-off to prevent current reversal and half-bridge destruction.
Sleep Mode Entry Threshold	Programmable 1%–40% duty cycle - allows precise light-load detection aligned with primary controller burst behavior.
Operating Temp	−40 °C to 150 °C - qualified for industrial and server-grade thermal environments with 130 °C/W junction-to-ambient resistance.

Pinout & Package

SRK2001LTR is housed in a 10-pin SSOP package (4.4 mm × 3 mm, 0.65 mm pitch), optimized for high-density LLC secondary-side layouts with minimal trace inductance. Pin 2 (GND) must connect to the common source node of both SR MOSFETs; DVS1/DVS2 require 100 Ω series resistors per STMicroelectronics layout guidelines.

Pin/Terminal	Circuit Role	Design Meaning
1 VCC	Supply input	Bias rail for internal logic and drivers; requires local 100 nF ceramic bypass capacitor to GND.
2 GND	Power return	Common reference for gate drive currents and sensing; must tie directly to SR MOSFET source star point.
3 GD1 / 8 GD2	Gate driver outputs	High-current totem-pole outputs (clamped to 11 V) driving SR MOSFET gates directly; no external gate resistor needed.
4 SVS1 / 7 SVS2	Source voltage references	Kelvin sense returns for DVS1/DVS2; routed to respective SR MOSFET source terminals to eliminate PCB trace IR drop error.
5 DVS1 / 6 DVS2	Drain voltage sensing inputs	High-side Kelvin inputs sensing SR MOSFET drain; 100 Ω series resistor mandatory to limit dV/dt-induced current injection.
9 PROG	Sleep mode programming	Resistor-to-GND sets V_PROG to select predefined conduction duty cycles for sleep entry/exit from internal lookup tables.
10 EN	Enable/sleep control	Three-function pin: disables sleep mode at startup if >0.35 V; triggers remote OFF during run if <0.3 V; selects startup duty cycle via resistor divider.

Key Features

Feature	Design Value
Adaptive turn-on masking	Load-dependent delay (100 ns–2 μs) prevents false triggering from capacitive spikes - eliminates efficiency loss at light load.
Two-slope adaptive turn-off	Self-tuning algorithm maximizes SR MOSFET conduction time cycle-by-cycle without external compensation components.
ZCD fast turn-off	Self-adaptive zero-current detection comparator with 450 ns blanking ensures <35 ns response to current inversion - protects MOSFET and primary half-bridge.
Intelligent sleep mode	User-programmable entry/exit load levels with soft transitions - reduces no-load power to <100 mW while maintaining fast wake-up under load step.
High-voltage Kelvin sensing	90 V drain-sense capability with dedicated SVS/DVS pairs - maintains timing accuracy across wide output voltage ranges (12 V–48 V).

Applications

AC-DC Adapters

High-End Flat Panel TV

Use Scenario: 65 W–120 W universal-input adapter with LLC topology and 90+ efficiency target.

IC Role / Device Role / Timing Role: Secondary-side synchronous rectifier controller managing dual N-MOSFETs in full-wave center-tapped configuration; precisely times turn-on/turn-off using drain-voltage zero-crossing detection.

Use Value: Reduces rectification losses by >40% vs. Schottky diodes, enabling compact heatsink-free design and meeting CoC Tier 2 no-load power limits.

Use Scenario: 200 W–300 W LED backlight power supply with dynamic dimming and standby <0.5 W.

IC Role / Device Role / Timing Role: Adaptive SR controller coordinating with primary LLC controller to maintain ZVS across 10:1 load range; enters sleep mode below 5% load.

Use Value: Achieves <0.3 W no-load consumption via 50 μA quiescent current and programmable burst-exit thresholds - exceeds ENERGY STAR 8.0 requirements.

92+ Compliant Server SMPS

Industrial SMPS

Use Scenario: 800 W redundant ATX-style server PSU operating at 500 kHz with digital PFC front-end.

IC Role / Device Role / Timing Role: Dual-channel SR controller interfacing with center-tapped transformer secondary; uses ZCD comparator to enforce safe turn-off during rapid load steps from 0% to 100% in <100 μs.

Use Value: Prevents current inversion-induced MOSFET failure and primary bridge shoot-through - enables reliable 92% efficiency at 50% load per 80 PLUS Titanium spec.

Use Scenario: 400 W industrial AC-DC module requiring −40 °C to 105 °C operation and IEC 62368-1 reinforced isolation.

IC Role / Device Role / Timing Role: Synchronous rectifier supervisor with 150 °C max junction temperature rating and SSOP10 creepage/clearance compliant with IPC-2221B Class B.

Use Value: Maintains stable SR timing under wide input voltage (90–264 VAC) and high ambient temperature - eliminates thermal derating in enclosed enclosures.

Equivalent & Alternatives

The following parts are listed as comparable options for similar secondary-side synchronous rectification applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UCC24612-2QDRQ1	Automotive-qualified AEC-Q100; fixed 100 ns turn-on delay; no adaptive masking; 120 μA I_q.	Targeted for automotive infotainment PSUs with strict qualification; lacks programmable sleep mode.	Select for automotive designs requiring ASIL-B compliance; avoid when adaptive light-load efficiency is required.
MP6908AGS-Z	Single-channel SR controller; 15 ns turn-off delay; no ZCD comparator; 60 μA I_q.	Designed for flyback/QR topologies; not validated for LLC center-tap operation per datasheet.	Use only in non-LLC isolated converters; incompatible with dual-MOSFET full-wave LLC rectification.

Compared with UCC24612-2QDRQ1 and MP6908AGS-Z, SRK2001LTR uniquely combines adaptive turn-on masking, ZCD-based fast turn-off, and programmable sleep mode - making it the only option validated for high-efficiency 92+ server SMPS with LLC resonance and dynamic load transients.

Availability

SRK2001LTR is available at Aetrix Electronics and suitable for AC-DC adapters, high-end flat panel TV power supplies, and 92+ compliant server SMPS requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SRK2001LTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for industrial, automotive, and consumer markets.

The SRK2001LTR belongs to ST's high-efficiency power conversion IC portfolio, engineered specifically for LLC resonant converter secondary-side control - targeting ultra-high efficiency (>92%), low no-load power (<100 mW), and robust transient response in server and premium consumer power supplies.

FAQ

What is the minimum recommended series resistor for DVS1/DVS2 pins?

STMicroelectronics specifies a 100 Ω resistor in series with each DVS pin to limit dynamic current injection during high dV/dt events. This value is mandatory per DS10811 Rev 7 Section 7.1; lower values risk excessive current into the internal comparators, while higher values degrade sensing bandwidth and increase turn-off delay uncertainty.

How does the PROG pin configure sleep mode entry and exit thresholds?

The PROG pin connects to GND via a precision resistor (e.g., 100 kΩ or 180 kΩ) sourced by an internal 10 μA current. The resulting V_PROG selects predefined conduction duty cycles from internal lookup tables (Tables 5–7 in DS10811): 100 kΩ yields 40% entry / 80% exit, while 180 kΩ yields 25% entry / 75% exit - enabling alignment with primary controller burst behavior.

Can SRK2001LTR drive multiple parallel MOSFETs per channel?

Yes - each GD1/GD2 output delivers up to 0.35 A peak source and 4 A peak sink current, sufficient to drive multiple N-channel MOSFETs in parallel without external buffers. Layout must minimize gate loop inductance; ST recommends direct routing from GDx to MOSFET gate with no series resistor, leveraging the internal 11 V clamp to prevent overvoltage.

What protection mechanisms prevent simultaneous conduction of both SR MOSFETs?

An interlocked asynchronous state machine ensures mutual exclusion: when GD1 is active, GD2 is forcibly held low, and vice versa. This hardware-level lockout is implemented in the core logic block (Figure 1) and operates independently of software or external timing - eliminating shoot-through risk even during startup, fault, or rapid load transients.

SRK2001LTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 10-SOP (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Applications:: Secondary-Side Controller, Synchronous Rectifier

Voltage - Input:: -

Voltage - Supply:: 4.5V ~ 32V

Current - Supply:: 35 mA

Operating Temperature:: -25°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 10-SSOP

SRK2001LTR FAQ

1.How can I place an order for SRK2001LTR through Aetrix?

Please submit a Request for Quotation (RFQ) for SRK2001LTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SRK2001LTR reliable?

The price and inventory of SRK2001LTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SRK2001LTR is usually 5 days.

3.What payment methods are accepted for SRK2001LTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SRK2001LTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SRK2001LTR?

SRK2001LTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SRK2001LTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SRK2001LTR?

For technical support, including SRK2001LTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SRK2001LTR requirements.

6.How does Aetrix verify that SRK2001LTR is sourced from the original manufacturer or authorized distributors?

All SRK2001LTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SRK2001LTR meets industry standards.

7.What is the process for return or replacement of SRK2001LTR?

All SRK2001LTR units undergo pre-shipment inspection (PSI). If there is an issue with SRK2001LTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SRK2001LTR part is unused and in its original packaging.

Return procedure for SRK2001LTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…