Analog Devices Inc. SSM2602CPZ-REEL7
- Part No.:
- SSM2602CPZ-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 28-WFQFN Exposed Pad, CSP
- Datasheet:
-
SSM2602CPZ-REEL7.pdf
- Description:
- IC CODEC AUDIO LOW POWER 28LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:20,367
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SSM2602CPZ-REEL7 from Analog Devices is a low-power, 24-bit stereo audio codec IC with integrated ADC/DAC, programmable gain amplifier (PGA), microphone bias, and headphone amplifier. It delivers 100 dB DAC SNR (A-weighted), 90 dB ADC SNR (A-weighted), and supports sampling rates up to 96 kHz at 1.5 V/1.8 V supplies - enabling high-fidelity audio in battery-constrained portable devices like MP3 players and mobile handsets.
For engineers reviewing the SSM2602CPZ-REEL7 datasheet, SSM2602CPZ-REEL7 pinout, SSM2602CPZ-REEL7 application, or SSM2602CPZ-REEL7 equivalent, key selection criteria include its dual-supply operation (1.5 V digital core / 1.8 V analog), I²C/SPI programmability, 28-pin LFCSP package, and support for USB-mode clocking (12/24 MHz MCLK) - all critical for compact, low-noise audio subsystem design.
Technical Context
The SSM2602CPZ-REEL7 integrates oversampling Σ-Δ ADCs and DACs with configurable digital filters (±0.04 dB passband ripple, −61 dB stopband attenuation), programmable high-pass filtering (3.7–21.6 Hz corner), and digital de-emphasis for 32/44.1/48 kHz sampling. Its digital core accepts master clock inputs from crystal (MCLK/XTI–XTO) or external sources with ≤50 ps jitter tolerance.
It operates as master or slave in I²S/PCM digital audio interface mode, supports BCLK/PBLRC/RECLRC timing per Tables 5–6, and features dual control interfaces: 2-wire I²C (up to 526 kHz) and 3-wire SPI (with CSB, SDIN, SCLK). Register-based configuration enables runtime adjustment of PGA gain (−34.5 dB to +33 dB), DAC volume (−73 dB to +6 dB), and ALC parameters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DAC SNR | 100 dB (A-weighted, 3.3 V, 48 kHz) - enables high-resolution playback with minimal audible noise floor |
| ADC SNR | 90 dB (A-weighted, 3.3 V, 48 kHz) - supports clean recording of speech and music without quantization artifacts |
| Power Consumption | 7 mW stereo playback (1.5 V/1.8 V) - extends battery life in portable audio systems |
| Sampling Rates | 8–96 kHz - covers voice, CD-quality, and high-res audio use cases including USB audio class compliance |
| PGA Gain Range | −34.5 dB to +33 dB in 1.5 dB steps - allows precise signal conditioning for mic/line inputs across varying source levels |
| Headphone Output | 30 mW into 32 Ω - drives standard consumer headphones without external amplification |
| Package | 28-lead, 5 mm × 5 mm LFCSP - provides compact footprint and thermal performance (θJA = 28°C/W) |
Pinout & Package
The SSM2602CPZ-REEL7 is housed in a 28-lead, 5 mm × 5 mm lead frame chip scale package (LFCSP) with exposed thermal pad requiring connection to ground for optimal thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MCLK/XTI | Master clock input / crystal oscillator input | Accepts external clock (≤13.8 MHz) or crystal; enables internal oscillator when paired with XTO |
| HPVDD | Headphone power supply | Independent analog supply (1.8–3.6 V) for headphone amplifier - isolates noise-sensitive output stage |
| LHPOUT / RHPOUT | Left/right headphone analog outputs | Capable of 30 mW into 32 Ω; require DC-blocking capacitors in typical implementation |
| MICIN / MICBIAS | Microphone input / bias voltage source | MICBIAS provides 0.75 × AVDD; supports electret condenser mics with programmable 0/20/40 dB boost |
| PBDAT / RECDAT | Digital audio data (playback in / record out) | I²S/PCM format; synchronous with BCLK and PBLRC/RECLRC; supports left-justified and right-justified modes |
| MODE / CSB / SDIN / SCLK | Control interface selection and signaling | MODE selects I²C vs SPI; CSB enables SPI chip select; SDIN/SCLK handle register read/write operations |
Key Features
| Feature | Design Value |
|---|---|
| 24-bit stereo ADC/DAC with Σ-Δ architecture | Delivers 100 dB DAC SNR and 90 dB ADC SNR - preserves dynamic range in portable audio paths |
| Programmable PGA with 67.5 dB gain range | Enables single-device support for both line-level (≥1 Vrms) and mic-level (mV-range) inputs |
| Integrated ALC with attack/decay control | Prevents ADC clipping on transient peaks while maintaining consistent recording level - reduces need for manual gain staging |
| Dual-supply operation (1.5 V core / 1.8 V analog) | Minimizes system power draw without sacrificing analog performance - critical for multi-rail battery designs |
| USB-compatible clocking (12/24 MHz MCLK) | Supports direct integration with USB audio controllers without external PLL - simplifies clock tree design |
Applications
| Mobile Handset Audio Subsystem | MP3 Player Playback & Recording |
|---|---|
Use Scenario: Full-duplex voice call with simultaneous speakerphone and headset operation in GSM/UMTS smartphones. IC Role / Device Role / Timing Role: SSM2602CPZ-REEL7 serves as the primary audio codec - handling microphone pre-amplification, ADC conversion, DAC playback, and headphone drive with sidetone mixing. Use Value: Integrated PGA, ALC, and 30 mW headphone drive eliminate need for discrete op-amps and boost stages - reducing BOM count and PCB area. | Use Scenario: Portable media player supporting lossless audio playback (FLAC, ALAC) and voice memo recording. IC Role / Device Role / Timing Role: SSM2602CPZ-REEL7 acts as the end-to-end audio interface - converting stored digital files to analog line/headphone outputs and digitizing microphone input for WAV recording. Use Value: 96 kHz sampling support and 100 dB DAC SNR enable high-resolution audio fidelity; low 7 mW playback power extends playtime on single-cell Li-ion batteries. |
| Educational Voice Recorder | Portable Gaming Audio Engine |
Use Scenario: Classroom voice recorder for language learning, capturing teacher/student speech with noise suppression. IC Role / Device Role / Timing Role: SSM2602CPZ-REEL7 functions as the analog front-end - applying ALC and noise gate to suppress background hiss during silent intervals. Use Value: Programmable noise gate threshold (Register R18) and 85 dB mic-input SNR ensure intelligible recordings even in low-SNR environments. | Use Scenario: Handheld game console requiring real-time audio effects, voice chat, and stereo spatialization. IC Role / Device Role / Timing Role: SSM2602CPZ-REEL7 provides low-latency audio I/O - supporting simultaneous playback of game soundtracks and recording of player voice via sidetone-enabled mic path. Use Value: Configurable BCLK timing and master/slave digital interface mode allow tight synchronization with ARM-based application processors - minimizing audio buffer underruns. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4556VN | 24-bit stereo codec with 94 dB DAC SNR, fixed 3.3 V supply only, no USB-mode clocking support | Lacks programmable mic boost and ALC; requires external regulators for multi-voltage systems | Choose AK4556VN only if system uses 3.3 V exclusively and does not require USB audio clock compatibility or advanced mic processing. |
| TLV320AIC3106IRGZR | 24-bit codec with 102 dB DAC SNR, integrated LDOs, and enhanced low-power modes (2.5 mW playback) | Includes stereo Class-D speaker driver; supports TDM interface; larger 32-pin QFN package | Choose TLV320AIC3106IRGZR when speaker drive capability, ultra-low power, or TDM bus integration is required - but expect higher cost and layout complexity. |
Compared with AK4556VN and TLV320AIC3106IRGZR, the SSM2602CPZ-REEL7 offers balanced performance across power efficiency (7 mW), feature set (ALC, USB clocking, dual supply), and package size (5 mm × 5 mm LFCSP), making it optimal for space-constrained portable designs needing flexible audio I/O without over-engineering.
Availability
SSM2602CPZ-REEL7 is available at Aetrix Electronics and suitable for mobile handsets, portable media players, and educational voice recorders requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SSM2602CPZ-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The SSM2602CPZ-REEL7 belongs to Analog Devices' low-power audio codec product line, designed specifically for portable digital audio applications demanding high-fidelity conversion, minimal power consumption, and small-form-factor integration.
FAQ
What is the maximum sampling rate supported by the SSM2602CPZ-REEL7?
The SSM2602CPZ-REEL7 supports audio sampling rates from 8 kHz up to 96 kHz, including standard rates such as 44.1 kHz (CD), 48 kHz (DAT), and 88.2 kHz. This full range is achievable in both master and slave digital audio interface modes, with corresponding digital filter characteristics optimized per rate - ensuring accurate frequency response and minimal aliasing in the SSM2602CPZ-REEL7.
Does the SSM2602CPZ-REEL7 support USB audio class clocking?
Yes, the SSM2602CPZ-REEL7 supports USB audio class clocking through its MCLK/XTI input, accepting 12 MHz or 24 MHz master clock frequencies commonly used in USB audio devices. In USB mode, it uses 250/272× oversampling and maintains full functionality including ADC/DAC conversion, ALC, and register control - making the SSM2602CPZ-REEL7 suitable for USB-powered headsets and dongles.
Can the SSM2602CPZ-REEL7 operate from a single 1.8 V supply?
No - the SSM2602CPZ-REEL7 requires separate supply domains: analog circuitry (AVDD, HPVDD) operates from 1.8 V to 3.6 V, digital core (DCVDD) from 1.5 V to 3.6 V, and digital I/O (DBVDD) from 1.8 V to 3.6 V. While 1.8 V may be applied to AVDD and DBVDD, DCVDD must be ≥1.5 V; using 1.8 V across all rails is valid and commonly implemented to simplify power design in the SSM2602CPZ-REEL7.
What headphone load can the SSM2602CPZ-REEL7 drive?
The SSM2602CPZ-REEL7 headphone amplifier delivers 30 mW into a 32 Ω load and 60 mW into a 16 Ω load at AVDD = 3.3 V. Performance scales with supply voltage - at 1.8 V, output power decreases proportionally but remains sufficient for low-impedance earbuds. The LHPOUT/RHPOUT pins require AC-coupling capacitors and are specified for single-ended, capacitor-coupled headphone connections in the SSM2602CPZ-REEL7.
How is microphone input gain configured on the SSM2602CPZ-REEL7?
Microphone input gain on the SSM2602CPZ-REEL7 is configured in two stages: first-stage gain is set by an external resistor (REXT) in series with MICIN, yielding 0–14 dB; second-stage boost (0/20/40 dB) is controlled by MICBOOST and MICBOOST2 bits (Register R4). Total gain is sum of both stages, and mute is enabled via MUTEMIC bit - all programmable in real time via I²C or SPI interface in the SSM2602CPZ-REEL7.
SSM2602CPZ-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-WFQFN Exposed Pad, CSP
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Stereo Audio
- Data Interface:
- -
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 2
- Sigma Delta:
- No
- S/N Ratio, ADCs / DACs (db) Typ:
- 90 / 100
- Dynamic Range, ADCs / DACs (db) Typ:
- -
- Voltage - Supply, Analog:
- 1.8V ~ 3.6V
- Voltage - Supply, Digital:
- 1.5V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-LFCSP-WQ (5x5)
SSM2602CPZ-REEL7 FAQ
1.How can I place an order for SSM2602CPZ-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for SSM2602CPZ-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SSM2602CPZ-REEL7 reliable?
The price and inventory of SSM2602CPZ-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SSM2602CPZ-REEL7 is usually 5 days.
3.What payment methods are accepted for SSM2602CPZ-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SSM2602CPZ-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SSM2602CPZ-REEL7?
SSM2602CPZ-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SSM2602CPZ-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SSM2602CPZ-REEL7?
For technical support, including SSM2602CPZ-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SSM2602CPZ-REEL7 requirements.
6.How does Aetrix verify that SSM2602CPZ-REEL7 is sourced from the original manufacturer or authorized distributors?
All SSM2602CPZ-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SSM2602CPZ-REEL7 meets industry standards.
7.What is the process for return or replacement of SSM2602CPZ-REEL7?
All SSM2602CPZ-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with SSM2602CPZ-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SSM2602CPZ-REEL7 part is unused and in its original packaging.
Return procedure for SSM2602CPZ-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SSM2602CPZ-REEL7 Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

