Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology SST25VF020B-80-4C-QAE-T

Name: SST25VF020B-80-4C-QAE-T
Brand: Microchip Technology
SKU: SST25VF020B-80-4C-QAE-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SST25VF020B-80-4C-QAE-T

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-WDFN Exposed Pad

Datasheet:: SST25VF020B-80-4C-QAE-T.pdf

Description:: IC FLASH 2MBIT SPI 80MHZ 8WSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,155

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SST25VF020B-80-4C-QAE-T from Microchip Technology is a 2-Mbit SPI serial Flash memory IC with SuperFlash® technology, supporting single-supply 2.7V–3.6V operation, 80 MHz high-speed read, uniform 4-Kbyte sector/32-Kbyte & 64-Kbyte block erase, and Auto Address Increment (AAI) programming for embedded firmware storage in microcontroller-based systems.

For engineers reviewing the SST25VF020B-80-4C-QAE-T datasheet, SST25VF020B-80-4C-QAE-T pinout, SST25VF020B-80-4C-QAE-T application, or SST25VF020B-80-4C-QAE-T equivalent, key selection criteria include SPI Mode 0/3 compatibility, industrial temperature range (−40°C to +85°C), RoHS-compliant 8-lead SOIC package, and hardware/software write protection via WP# and STATUS register bits.

Technical Context

The SST25VF020B-80-4C-QAE-T implements a four-wire SPI interface with CE#, SCK, SI, and SO lines, supporting both Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1) timing. Its internal SuperFlash® split-gate cell architecture enables faster erase (18 ms sector/35 ms chip) and lower program energy versus conventional NOR Flash.

It integrates dual software-controlled protection mechanisms: Block Protection (BP1/BP0) with lock-down via BPL bit enabled by WP#, plus Top/Bottom Sector Protection (TSP/BSP) in STATUS Register 1. End-of-write detection is supported via BUSY-bit polling or hardware RY/BY# status on SO during AAI mode after EBSY command.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Density	2 Mbit (262,144 × 8-bit), organized as 64 uniform 4-Kbyte sectors
Read Speed	Up to 80 MHz using High-Speed Read (0BH) instruction with dummy cycle
Erase Performance	Sector Erase: 18 ms typical; Chip Erase: 35 ms typical; supports 32-Kbyte & 64-Kbyte overlay blocks
Program Performance	Byte Program: 7 µs typical; AAI Word Program reduces sequential programming time vs. repeated Byte Program
Supply Voltage	2.7V–3.6V single supply - eliminates need for separate VCC/VPP rails in system design
Endurance & Retention	100,000 program/erase cycles; data retention >100 years at +25°C
Operating Temp	−40°C to +85°C (Industrial grade), validated per JEDEC JESD22-A108

Pinout & Package

Package: 8-Lead SOIC (150 mil), RoHS-compliant, surface-mountable with standard reflow profile.

Pin/Terminal	Circuit Role	Design Meaning
CE#	Chip Enable	Active-low device select; must remain low throughout command sequence; deassertion returns device to standby
SO	Serial Data Output	Outputs read data on falling SCK edge; reconfigurable as RY/BY# during AAI mode after EBSY command
WP#	Write Protect	Enables BPL lock-down of STATUS register; when low, BP1/BP0 become read-only if BPL=1
VSS	Ground	Reference return path for all I/O and core logic; requires low-impedance PCB connection
VDD	Power Supply	2.7V–3.6V supply input; bypass capacitor (0.1 µF) recommended near pin
HOLD#	Hold Control	Suspends ongoing SPI transaction without deselecting device; preserves internal address pointer and state
SCK	Serial Clock	Provides timing reference; SI sampled on rising edge, SO driven on falling edge
SI	Serial Data Input	Accepts commands, addresses, and data MSb-first; latched on rising SCK edge

Key Features

Feature	Design Value
SuperFlash® Technology	Split-gate cell with thick-oxide tunneling injector delivers 100K endurance and >100-year retention at +25°C
Auto Address Increment (AAI)	Reduces total programming time for sequential writes by eliminating repeated address transmission
Dual Write Protection Layers	Hardware-level WP# control + software-configurable BP1/BP0 and TSP/BSP bits enable granular, persistent memory locking
Hardware End-of-Write Detection	EBSY (70H) command configures SO pin as RY/BY# output during AAI, removing software polling overhead
Flexible Erase Granularity	Uniform 4-Kbyte sectors, 32-Kbyte blocks, and 64-Kbyte blocks allow optimized firmware update partitioning

Applications

Firmware Storage	Boot Code Execution
Use Scenario: Storing application firmware images for microcontrollers in industrial PLCs and IoT edge nodes. IC Role / Device Role / Timing Role: Non-volatile code storage with fast 80 MHz read access and sector-level erase for over-the-air (OTA) updates. Use Value: Enables reliable field upgrades without full chip reprogramming; 4-Kbyte sector granularity matches typical bootloader partition sizes.	Use Scenario: Hosting boot code executed directly from SPI Flash (XIP) on ARM Cortex-M or RISC-V SoCs. IC Role / Device Role / Timing Role: XIP-capable serial Flash providing deterministic instruction fetch latency via High-Speed Read (0BH). Use Value: Eliminates need for external RAM copy during boot; 80 MHz clock supports ≥10 MB/s sustained read throughput.
Configuration Data Logging	Secure Parameter Storage
Use Scenario: Recording calibration coefficients, sensor offsets, and runtime configuration in medical devices and test equipment. IC Role / Device Role / Timing Role: Low-power, high-reliability non-volatile storage with 5 µA standby current and 100K-cycle endurance. Use Value: Ensures parameter integrity across 10+ years of operation; sector protection prevents accidental overwrite of critical settings.	Use Scenario: Storing cryptographic keys, device IDs, and secure boot manifests in automotive ECUs and payment terminals. IC Role / Device Role / Timing Role: Hardware-enforced write protection via WP# pin and software-lockable STATUS register bits. Use Value: Prevents unauthorized modification of security-critical data; BPL bit ensures BP1/BP0 cannot be altered once locked.

Firmware Storage

Boot Code Execution

Use Scenario: Storing application firmware images for microcontrollers in industrial PLCs and IoT edge nodes.

IC Role / Device Role / Timing Role: Non-volatile code storage with fast 80 MHz read access and sector-level erase for over-the-air (OTA) updates.

Use Value: Enables reliable field upgrades without full chip reprogramming; 4-Kbyte sector granularity matches typical bootloader partition sizes.

Use Scenario: Hosting boot code executed directly from SPI Flash (XIP) on ARM Cortex-M or RISC-V SoCs.

IC Role / Device Role / Timing Role: XIP-capable serial Flash providing deterministic instruction fetch latency via High-Speed Read (0BH).

Use Value: Eliminates need for external RAM copy during boot; 80 MHz clock supports ≥10 MB/s sustained read throughput.

Configuration Data Logging

Secure Parameter Storage

Use Scenario: Recording calibration coefficients, sensor offsets, and runtime configuration in medical devices and test equipment.

IC Role / Device Role / Timing Role: Low-power, high-reliability non-volatile storage with 5 µA standby current and 100K-cycle endurance.

Use Value: Ensures parameter integrity across 10+ years of operation; sector protection prevents accidental overwrite of critical settings.

Use Scenario: Storing cryptographic keys, device IDs, and secure boot manifests in automotive ECUs and payment terminals.

IC Role / Device Role / Timing Role: Hardware-enforced write protection via WP# pin and software-lockable STATUS register bits.

Use Value: Prevents unauthorized modification of security-critical data; BPL bit ensures BP1/BP0 cannot be altered once locked.

Equivalent & Alternatives

The following parts are listed as comparable options for similar SPI serial Flash applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF021A-SSH-T	2 Mbit, 85 MHz max read, 2.7–3.6 V, but uses different status register layout and lacks AAI programming	No Auto Address Increment support; requires byte-by-byte addressing for sequential writes	Select when AAI is unnecessary and higher read speed is prioritized over programming efficiency
W25Q20EWUXIE	2 Mbit, 133 MHz read, Quad SPI capable, but requires QSPI controller and different command set	Supports Quad I/O for 4× bandwidth; incompatible with standard SPI-only hosts	Select only if host MCU supports Quad SPI and bandwidth >80 MHz is required

Compared with AT25DF021A-SSH-T and W25Q20EWUXIE, the SST25VF020B-80-4C-QAE-T uniquely balances 80 MHz read performance, AAI-accelerated programming, and backward-compatible SPI Mode 0/3 operation - making it optimal for cost-sensitive, SPI-only embedded designs requiring field-upgradable firmware.

Availability

SST25VF020B-80-4C-QAE-T is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, and automotive infotainment modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.

Supply support for SST25VF020B-80-4C-QAE-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.

The SST25VF020B-80-4C-QAE-T belongs to Microchip's 25-series Serial Flash family, designed specifically for space-constrained embedded systems needing high reliability, low power, and SPI-compatible non-volatile storage with industrial temperature support.

FAQ

What is the maximum clock frequency supported by SST25VF020B-80-4C-QAE-T for read operations?

The SST25VF020B-80-4C-QAE-T supports up to 80 MHz for High-Speed Read operations using the 0BH instruction with a dummy cycle. Standard Read (03H) is rated to 33 MHz. This 80 MHz capability enables high-throughput firmware loading and XIP execution in resource-constrained microcontroller systems, and the SST25VF020B-80-4C-QAE-T maintains timing compliance across its full industrial temperature range (−40°C to +85°C).

Does SST25VF020B-80-4C-QAE-T support both SPI Mode 0 and Mode 3?

Yes, the SST25VF020B-80-4C-QAE-T is fully compatible with SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1). The device samples SI on the rising edge and drives SO on the falling edge of SCK in both modes. This dual-mode support ensures interoperability with a wide range of microcontrollers and FPGAs without requiring hardware redesign, and the SST25VF020B-80-4C-QAE-T implements this behavior per JEDEC JESD84-A44 standard.

How does the HOLD# pin function in SST25VF020B-80-4C-QAE-T?

The HOLD# pin in SST25VF020B-80-4C-QAE-T suspends an active SPI transaction without deselecting the device or resetting internal state. When asserted low while CE# is active, it places SO in high-impedance and pauses clock synchronization - preserving the address pointer and command context. To resume, HOLD# must be deasserted high while CE# remains low. This feature is essential for multi-master arbitration and real-time interrupt handling, and the SST25VF020B-80-4C-QAE-T guarantees hold timing compliance per DS20005054D Section 4.1.

What write protection mechanisms are implemented in SST25VF020B-80-4C-QAE-T?

The SST25VF020B-80-4C-QAE-T provides three-tiered write protection: (1) hardware-level WP# pin enabling BPL lock-down, (2) software-configurable Block Protection (BP1/BP0) bits defining protected memory regions, and (3) Top/Bottom Sector Protection (TSP/BSP) bits in STATUS Register 1. Once BPL=1 and WP# is low, BP1/BP0 become read-only. All protections persist through power cycles, and the SST25VF020B-80-4C-QAE-T enforces these rules per Table 4-1 and Table 4-4 in its official datasheet.

Is SST25VF020B-80-4C-QAE-T compatible with standard SPI flash programmers?

Yes, the SST25VF020B-80-4C-QAE-T is compatible with industry-standard SPI flash programmers (e.g., TL866II+, Dediprog SF100) using its documented instruction set (03H, 0BH, 02H, ADH, 20H, etc.). It responds to JEDEC ID (9FH) and supports standard read/write/erase commands. However, AAI programming and EBSY/DBSY hardware RY/BY# configuration require programmer firmware that implements SST-specific sequences, and the SST25VF020B-80-4C-QAE-T's 8-lead SOIC package allows direct socketed programming without adapter.

SST25VF020B-80-4C-QAE-T Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: SST25

Package/Case:: 8-WDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: FLASH

Technology:: FLASH

Memory Size:: 2Mbit

Memory Organization:: 256K x 8

Memory Interface:: SPI

Clock Frequency:: 80 MHz

Write Cycle Time - Word, Page:: 10µs

Access Time:: -

Voltage - Supply:: 2.7V ~ 3.6V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-WSON

SST25VF020B-80-4C-QAE-T FAQ

1.How can I place an order for SST25VF020B-80-4C-QAE-T through Aetrix?

Please submit a Request for Quotation (RFQ) for SST25VF020B-80-4C-QAE-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SST25VF020B-80-4C-QAE-T reliable?

The price and inventory of SST25VF020B-80-4C-QAE-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST25VF020B-80-4C-QAE-T is usually 5 days.

3.What payment methods are accepted for SST25VF020B-80-4C-QAE-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST25VF020B-80-4C-QAE-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SST25VF020B-80-4C-QAE-T?

SST25VF020B-80-4C-QAE-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SST25VF020B-80-4C-QAE-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SST25VF020B-80-4C-QAE-T?

For technical support, including SST25VF020B-80-4C-QAE-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST25VF020B-80-4C-QAE-T requirements.

6.How does Aetrix verify that SST25VF020B-80-4C-QAE-T is sourced from the original manufacturer or authorized distributors?

All SST25VF020B-80-4C-QAE-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST25VF020B-80-4C-QAE-T meets industry standards.

7.What is the process for return or replacement of SST25VF020B-80-4C-QAE-T?

All SST25VF020B-80-4C-QAE-T units undergo pre-shipment inspection (PSI). If there is an issue with SST25VF020B-80-4C-QAE-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SST25VF020B-80-4C-QAE-T part is unused and in its original packaging.

Return procedure for SST25VF020B-80-4C-QAE-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…