Microchip Technology SST25VF020B-80-4I-Q3AE-T
- Part No.:
- SST25VF020B-80-4I-Q3AE-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
SST25VF020B-80-4I-Q3AE-T.pdf
- Description:
- IC FLASH 2MBIT SPI 80MHZ 8USON
- Quantity:
- Payment:

- Shipping:

Inventory:1,319
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SST25VF020B-80-4I-Q3AE-T from Microchip Technology is a 2-Mbit SPI serial Flash memory IC with single-supply 2.7V–3.6V operation, 80 MHz high-speed read capability, and industrial temperature range (–40°C to +85°C). It features uniform 4-Kbyte sectors, 32-Kbyte and 64-Kbyte overlay blocks, and Auto Address Increment (AAI) programming for accelerated firmware updates in embedded microcontroller systems.
For engineers reviewing the SST25VF020B-80-4I-Q3AE-T datasheet, SST25VF020B-80-4I-Q3AE-T pinout, SST25VF020B-80-4I-Q3AE-T application, or SST25VF020B-80-4I-Q3AE-T equivalent, key selection considerations include SPI Mode 0/3 compatibility, hardware/software write protection granularity, sector/block erase timing (18 ms typical), low active current (10 mA), and industrial-grade reliability (100,000 program/erase cycles, >100 years data retention).
Technical Context
The SST25VF020B-80-4I-Q3AE-T implements a four-wire SPI interface with CE#, SCK, SI, and SO signals, supporting both Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1) clocking. Its SuperFlash® split-gate CMOS technology enables faster erase (35 ms chip erase) and lower energy per operation versus conventional Flash.
It integrates dual software status registers: STATUS register (BP0/BP1/BPL/AAI/BUSY/WEL bits) for block-level protection and AAI control, and STATUS Register 1 (TSP/BSP bits) for independent top/bottom sector lock-down. Write protection is enforced via both hardware (WP# pin enabling BPL lock-down) and software (BP bits and TSP/BSP configuration).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2 Mbit (262,144 bytes), organized as 512 × 4-Kbyte sectors |
| Supply Voltage | 2.7V–3.6V - enables direct interfacing with 3.3V logic without level-shifting |
| Max Clock Frequency | 80 MHz - supports high-throughput firmware reads in real-time systems |
| Erase Endurance | 100,000 cycles - sufficient for field firmware updates over product lifetime |
| Data Retention | >100 years - ensures long-term storage integrity in unpowered industrial deployments |
| Active Read Current | 10 mA (typical) - minimizes power draw during boot code execution |
| Standby Current | 5 µA (typical) - critical for battery-backed or low-power sleep modes |
| Operating Temp | –40°C to +85°C - qualified for industrial control, automotive body electronics, and outdoor IoT nodes |
Pinout & Package
Package: 8-Lead SOIC (150 mil), 8-Contact USON (3 mm × 2 mm), and 8-Contact WSON (6 mm × 5 mm); this part uses the 8-Lead SOIC variant per Q3AE-T suffix.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CE# | Chip Enable | Active-low enable signal; must remain low throughout command sequence to prevent premature termination |
| SO | Serial Data Output | Provides read data on falling SCK edge; reconfigurable as RY/BY# busy indicator during AAI programming |
| WP# | Write Protect | Hardware-enables BPL bit lock-down; when low, prevents modification of BP0/BP1 and TSP/BSP if BPL=1 |
| VSS | Ground | Reference return path for all I/O and core circuitry; requires low-impedance PCB connection |
| VDD | Power Supply | Single 2.7V–3.6V supply input; decoupling capacitor mandatory near pin for noise immunity |
| HOLD# | Hold Control | Suspends ongoing SPI transaction without deselecting device; allows host to service higher-priority interrupts |
| SCK | Serial Clock | Timing reference for SI/SO data transfer; rising edge latches input, falling edge clocks output |
| SI | Serial Data Input | Accepts opcodes, addresses, and data; sampled on rising SCK edge |
Key Features
| Feature | Design Value |
|---|---|
| Auto Address Increment (AAI) | Reduces multi-byte programming time by eliminating repeated address transmission - critical for fast OTA firmware patching |
| Dual Status Registers | STATUS register controls BP0/BP1/BPL/AAI; STATUS Register 1 adds independent TSP/BSP bits - enables fine-grained, non-overlapping memory protection zones |
| Flexible Erase Granularity | Supports 4-Kbyte sector, 32-Kbyte block, and 64-Kbyte block erase - balances speed vs. precision when updating partial firmware images |
| Hardware Busy Detection | EBSY/DBSY commands reconfigure SO pin as RY/BY# during AAI - eliminates polling overhead and improves deterministic timing in RTOS environments |
| Industrial Temperature Range | –40°C to +85°C operation - validated for deployment in motor drives, PLCs, and outdoor gateways without derating |
Applications
| Boot Code Storage | Firmware Update Buffer |
|---|---|
Use Scenario: Stores primary bootloader and application firmware executed directly from SPI Flash at MCU power-up. IC Role / Device Role / Timing Role: Non-volatile code storage with 80 MHz high-speed read mode enabling sub-100ms boot latency. Use Value: Eliminates external NOR Flash or parallel EEPROM; reduces BOM count while maintaining deterministic boot timing. | Use Scenario: Holds validated firmware images prior to atomic swap into main application space during over-the-air (OTA) updates. IC Role / Device Role / Timing Role: Dual-bank update staging area with AAI programming accelerating full-image writes. Use Value: Enables reliable field updates with rollback capability; 18 ms sector erase supports rapid validation and commit cycles. |
| Configuration Parameter Storage | Secure Key Vault |
Use Scenario: Retains calibrated sensor offsets, network credentials, and user preferences across power cycles in industrial sensors. IC Role / Device Role / Timing Role: Low-power parameter archive using 5 µA standby current and software write protection. Use Value: Prevents accidental corruption via BP0/BP1 locking; >100-year retention ensures data integrity over equipment lifetime. | Use Scenario: Stores cryptographic keys and certificates isolated from main firmware in dedicated protected sectors. IC Role / Device Role / Timing Role: Hardware-enforced secure enclave using WP#-enabled BPL lock-down and TSP/BSP sector isolation. Use Value: Blocks unauthorized access even if firmware is compromised; BPL=1 prevents runtime modification of protection bits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPI serial Flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF021A-SSH-T | 2 Mbit, 85 MHz max clock, 2.7–3.6V, but lacks AAI programming and HOLD# pin | Higher read speed but no hardware suspend capability - unsuitable for interrupt-driven hosts | Select only if AAI and HOLD# are unused and maximum read bandwidth is prioritized |
| W25Q20EWUXIE | 2 Mbit, 133 MHz quad-SPI, 1.65–1.95V/2.7–3.6V dual supply, includes Quad Enable bit | Requires quad-mode initialization; incompatible pinout and command set - not drop-in | Choose only when migrating to quad-I/O architecture and redesigning layout and driver stack |
Compared with AT25DF021A-SSH-T and W25Q20EWUXIE, the SST25VF020B-80-4I-Q3AE-T uniquely combines industrial temperature rating, hardware HOLD# support, and AAI programming in a standard SPI-4 package - making it optimal for cost-sensitive, interrupt-aware embedded systems requiring robust field update capability without layout change.
Availability
SST25VF020B-80-4I-Q3AE-T is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, and IoT edge node designs requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for SST25VF020B-80-4I-Q3AE-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and Flash memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The SST25VF020B-80-4I-Q3AE-T belongs to Microchip's 25-series Serial Flash family, engineered specifically for cost-effective, low-pin-count code and data storage in resource-constrained embedded systems where reliability, low power, and industrial-grade operation are mandatory.
FAQ
What is the maximum clock frequency supported by the SST25VF020B-80-4I-Q3AE-T during high-speed read operations?
The SST25VF020B-80-4I-Q3AE-T supports up to 80 MHz during High-Speed Read operations using the 0BH opcode and a dummy byte. This is confirmed in Section 5.2 of the official Microchip datasheet DS20005054D. The 80 MHz rating applies specifically to the -80 speed grade variant, and the SST25VF020B-80-4I-Q3AE-T meets this specification under 2.7V–3.6V supply and industrial temperature conditions.
Does the SST25VF020B-80-4I-Q3AE-T support both SPI Mode 0 and Mode 3?
Yes, the SST25VF020B-80-4I-Q3AE-T explicitly supports both SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), as stated in the Features section and Section 4.0 of DS20005054D. This dual-mode compatibility allows seamless integration with diverse microcontroller SPI peripherals without requiring hardware modifications or clock polarity inversion.
How does the HOLD# pin function on the SST25VF020B-80-4I-Q3AE-T, and what is its timing requirement?
The HOLD# pin on the SST25VF020B-80-4I-Q3AE-T suspends an ongoing SPI transaction without deselecting the device, allowing the host to service interrupts. Per Section 4.1, HOLD# activation requires CE# to be low and the falling edge of HOLD# to coincide with the SCK active-low state; if misaligned, suspension occurs at the next SCK low phase. This behavior is fully documented in Figure 4-2 of DS20005054D.
What erase granularities are available on the SST25VF020B-80-4I-Q3AE-T, and how are they selected?
The SST25VF020B-80-4I-Q3AE-T supports three erase granularities: 4-Kbyte sectors (20H opcode), 32-Kbyte blocks (52H opcode), and 64-Kbyte blocks (D8H opcode). Selection is determined solely by the instruction opcode used - no address-bit masking or configuration register setting is required. Each command targets contiguous memory regions aligned to their respective boundaries, as defined in Table 4-4 and Section 5.7–5.8 of DS20005054D.
Is the SST25VF020B-80-4I-Q3AE-T RoHS compliant, and what package variant does the Q3AE-T suffix indicate?
Yes, the SST25VF020B-80-4I-Q3AE-T is RoHS compliant, as confirmed in the Features section of DS20005054D. The Q3AE-T suffix denotes the 8-Lead SOIC (150 mil) package with industrial temperature range (–40°C to +85°C), tape-and-reel packaging, and lead-free finish - consistent with Microchip's standard ordering nomenclature for this family.
SST25VF020B-80-4I-Q3AE-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- SST25
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 80 MHz
- Write Cycle Time - Word, Page:
- 10µs
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-USON (3x2)
SST25VF020B-80-4I-Q3AE-T FAQ
1.How can I place an order for SST25VF020B-80-4I-Q3AE-T through Aetrix?
Please submit a Request for Quotation (RFQ) for SST25VF020B-80-4I-Q3AE-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SST25VF020B-80-4I-Q3AE-T reliable?
The price and inventory of SST25VF020B-80-4I-Q3AE-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST25VF020B-80-4I-Q3AE-T is usually 5 days.
3.What payment methods are accepted for SST25VF020B-80-4I-Q3AE-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST25VF020B-80-4I-Q3AE-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SST25VF020B-80-4I-Q3AE-T?
SST25VF020B-80-4I-Q3AE-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SST25VF020B-80-4I-Q3AE-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SST25VF020B-80-4I-Q3AE-T?
For technical support, including SST25VF020B-80-4I-Q3AE-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST25VF020B-80-4I-Q3AE-T requirements.
6.How does Aetrix verify that SST25VF020B-80-4I-Q3AE-T is sourced from the original manufacturer or authorized distributors?
All SST25VF020B-80-4I-Q3AE-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST25VF020B-80-4I-Q3AE-T meets industry standards.
7.What is the process for return or replacement of SST25VF020B-80-4I-Q3AE-T?
All SST25VF020B-80-4I-Q3AE-T units undergo pre-shipment inspection (PSI). If there is an issue with SST25VF020B-80-4I-Q3AE-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SST25VF020B-80-4I-Q3AE-T part is unused and in its original packaging.
Return procedure for SST25VF020B-80-4I-Q3AE-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SST25VF020B-80-4I-Q3AE-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

