Microchip Technology SST26VF016B-104I/W70S
- Part No.:
- SST26VF016B-104I/W70S
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- Die
- Datasheet:
-
SST26VF016B-104I/W70S.pdf
- Description:
- IC FLASH 16MBIT SPI/QUAD WAFER
- Quantity:
- Payment:

- Shipping:

Inventory:3,151
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SST26VF016B-104I/W70S from Microchip Technology is a 16 Mbit Serial Quad I/O (SQI) flash memory IC supporting dual-voltage operation (2.3–3.6 V), 104 MHz SPI read speed, and 4 KByte uniform sector erase. It delivers high reliability (100,000 program/erase cycles, >100 years data retention) and flexible protection for industrial embedded boot code storage in space-constrained designs.
For engineers reviewing the SST26VF016B-104I/W70S datasheet, SST26VF016B-104I/W70S pinout, SST26VF016B-104I/W70S application, or SST26VF016B-104I/W70S equivalent, key selection considerations include SQI vs. SPI mode compatibility, 8-contact WDFN (6 mm × 5 mm) package footprint, individual block write-protection with OTP lock-down, Security ID programmability, and AEC-Q100 qualification for automotive use.
Technical Context
The SST26VF016B-104I/W70S implements a six-wire, 4-bit multiplexed I/O interface (SIO[3:0]) enabling SQI protocol operation at up to 104 MHz, quadrupling throughput versus standard SPI at identical clock frequency. Its SuperFlash® split-gate cell architecture enables fast erase (18 ms sector, 35 ms chip) and low active current (15 mA @ 104 MHz).
It supports both SPI Mode 0 and Mode 3, with configurable I/O configuration (IOC bit) to enable/disable HOLD#/WP# pins or switch to quad I/O functionality. The device integrates a 48-bit Block-Protection Register, non-volatile Write-Lock Lock-Down Register (nVWLDR), and 2 KByte Security ID with factory-programmed 64-bit unique identifier and user-programmable area.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 16 Mbit (2 MByte) organized as uniform 4 KByte sectors and overlay blocks |
| Interface Protocol | Serial Peripheral Interface (SPI) x1/x2/x4 + Serial Quad I/O (SQI) with 4-bit multiplexed SIO[3:0] |
| Max Clock Frequency | 104 MHz (2.7–3.6 V); 80 MHz (2.3–3.6 V or extended temp) |
| Erase Performance | Sector/Block Erase: 18 ms typ (25 ms max); Chip Erase: 35 ms typ (50 ms max) |
| Endurance & Retention | 100,000 program/erase cycles minimum; >100 years data retention at 85°C |
| Supply Voltage Range | 2.3–3.6 V single supply - enables direct interfacing with 2.5 V and 3.3 V logic systems |
| Operating Temperature | Industrial Plus grade: –40°C to +105°C (AEC-Q100 qualified) |
Pinout & Package
Package: 8-contact WDFN (6 mm × 5 mm), RoHS-compliant, moisture sensitivity level (MSL) 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CE# | Chip Enable | Active-low chip select; must remain low during full command sequence including address/data transfer |
| SIO0/SI | Serial Data Input | Default SPI input (SI) after power-on reset; becomes bidirectional SIO0 in SQI mode |
| SIO1/SO | Serial Data Output | Default SPI output (SO) after power-on reset; becomes bidirectional SIO1 in SQI mode |
| SIO2/WP# | Write Protect / Quad I/O | In SPI mode: hardware write-protect control (with WPEN/IOC bits); in SQI mode: bidirectional SIO2 |
| SIO3/HOLD# | Hold / Quad I/O | In SPI mode: pauses serial communication without resetting clock; in SQI mode: bidirectional SIO3 |
| SCK | Serial Clock | Timing reference; inputs latched on rising edge, outputs shifted on falling edge |
| VDD | Power Supply | 2.3–3.6 V core and I/O supply; decoupling required per layout guidelines |
| VSS | Ground | Reference return path for all signals and power; requires low-impedance PCB connection |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O (SQI) Interface | Enables 4× data throughput vs. standard SPI at same clock rate, reducing interface latency in high-speed boot and firmware update paths |
| Flexible Block Protection | Software-configurable write-lock per 4 KByte sector, 8/32/64 KByte overlay block, plus permanent OTP lock-down for security-critical firmware partitions |
| Security ID with OTP Segment | 2 KByte dedicated space: 64-bit factory-unique ID + user-programmable area, lockable via LSID command to prevent tampering |
| Write-Suspend Capability | Allows interruption of active Program or Erase operations to service higher-priority reads, improving real-time system responsiveness |
| Deep Power-Down Mode | Reduces standby current to ≤1 µA (typ), enabling ultra-low-power retention in battery-backed or energy-harvesting applications |
Applications
| Boot Code Storage | Firmware Update Storage |
|---|---|
Use Scenario: Storing primary bootloader and secure boot firmware for ARM Cortex-M or RISC-V microcontrollers in automotive ECUs. IC Role / Device Role / Timing Role: Nonvolatile code storage with fast random access and sequential burst reads; supports XIP (execute-in-place) via high-speed SQI interface. Use Value: Enables deterministic boot timing (<50 ms) and AEC-Q100-compliant reliability for safety-critical vehicle subsystems. | Use Scenario: Holding over-the-air (OTA) firmware images in industrial gateways requiring field-upgradable functionality. IC Role / Device Role / Timing Role: Dual-bank capable storage with independent sector erase, allowing background download while executing legacy firmware. Use Value: Eliminates downtime during updates via atomic swap and verified checksum loading, supported by 100K-cycle endurance. |
| Secure Configuration Storage | Parameter & Calibration Data |
Use Scenario: Storing cryptographic keys, device certificates, and secure boot policy registers in medical IoT sensors. IC Role / Device Role / Timing Role: Tamper-resistant storage using OTP Security ID lock-down and individual block write-protection with permanent lock bits. Use Value: Meets IEC 62443-3-3 requirements for secure element co-location, preventing unauthorized key extraction or policy modification. | Use Scenario: Retaining factory-calibrated sensor offsets, gain coefficients, and temperature compensation tables in precision test equipment. IC Role / Device Role / Timing Role: High-reliability parameter storage with >100-year data retention and error-tolerant read capability across –40°C to +105°C. Use Value: Ensures measurement accuracy stability over product lifetime without recalibration, validated under extended temperature stress testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q16JVSIM | 16 Mbit SPI-only (no SQI), 133 MHz max, 4 KByte sectors, no Security ID or nVWLDR | Lacks quad I/O performance boost and hardware-level security features; suitable for cost-sensitive non-automotive designs | Select when SQI bandwidth and OTP security are not required, and SPI pinout compatibility is prioritized |
| Cypress S25FL116K0XMFI011 | 16 Mbit SPI/QPI, 104 MHz, 4 KByte sectors, no Security ID, different block protection scheme | Supports QPI mode but lacks factory-unique ID and permanent lock-down; not AEC-Q100 qualified | Choose for legacy QPI-based platforms needing drop-in replacement where automotive qualification is unnecessary |
Compared with W25Q16JVSIM and S25FL116K0XMFI011, SST26VF016B-104I/W70S uniquely combines AEC-Q100 qualification, SQI throughput advantage, integrated Security ID with OTP lock-down, and flexible non-volatile block protection - making it optimal for automotive, medical, and secure industrial firmware storage where reliability, security, and interface efficiency are jointly critical.
Availability
SST26VF016B-104I/W70S is available at Aetrix Electronics and suitable for automotive ECU boot code storage, industrial OTA firmware updates, secure medical device configuration, and precision calibration data retention requiring stable component supply across extended temperature ranges.
Supply support for SST26VF016B-104I/W70S includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, analog, FPGA, and memory solutions, delivering differentiated silicon and development tools for embedded control applications.
The SST26VF016B-104I/W70S belongs to Microchip's Serial Quad I/O™ (SQI™) flash family, engineered specifically for high-reliability, low-pin-count, high-throughput code and data storage in automotive, industrial, and medical systems demanding AEC-Q100 compliance and robust security features.
FAQ
What voltage range does the SST26VF016B-104I/W70S support, and how does it affect maximum clock speed?
The SST26VF016B-104I/W70S operates from 2.3 V to 3.6 V. At 2.7–3.6 V, it achieves its rated 104 MHz maximum clock frequency for SPI and SQI read operations. When supplied from 2.3–3.6 V, the maximum clock frequency is reduced to 80 MHz to ensure timing margin and reliability. This dual-voltage capability allows direct integration with both 2.5 V and 3.3 V system rails without level-shifting circuitry. The SST26VF016B-104I/W70S datasheet specifies these limits in Section 1.0 and Table 5-1.
Does the SST26VF016B-104I/W70S support true quad I/O (QIO) mode, and what configuration is required?
Yes, the SST26VF016B-104I/W70S supports true quad I/O (SQI) mode using all four SIO[3:0] pins for simultaneous bidirectional data transfer. To enable SQI mode, the IOC bit (Bit 1) in the Configuration Register must be set to '1' before issuing SQI-specific commands such as SQOR (6BH) or SQIOR (EBH). The device powers up in SPI mode by default; switching to SQI requires explicit software configuration. This behavior is documented in Sections 4.6.1 and 5.0 of the SST26VF016B-104I/W70S datasheet.
How is hardware write protection implemented on the SST26VF016B-104I/W70S, and what pins are involved?
Hardware write protection on the SST26VF016B-104I/W70S is implemented via the WP# pin (SIO2), controlled by the WPEN bit (Bit 7) and IOC bit (Bit 1) in the Configuration Register. WP# only functions in SPI single/dual-bit modes when IOC = 0 and WPEN = 1. When asserted low, it prevents writes to the Block-Protection and Configuration Registers - not the main memory array. Permanent lock-down requires programming the non-volatile Write-Lock Lock-Down Register (nVWLDR). These mechanisms are detailed in Sections 4.2 and 4.1.3 of the SST26VF016B-104I/W70S datasheet.
What is the purpose and structure of the Security ID feature in the SST26VF016B-104I/W70S?
The SST26VF016B-104I/W70S includes a 2 KByte Security ID (Sec ID) space divided into a factory-programmed 64-bit unique identifier (immutable) and a user-programmable segment. The Sec ID supports authentication, device binding, and secure provisioning. It can be programmed using the PSID command and permanently locked using the LSID command, after which no further writes are possible. Neither segment supports erasure. This feature is described in Section 4.3 and Table 5-5 of the SST26VF016B-104I/W70S datasheet.
Is the SST26VF016B-104I/W70S pin-compatible with other members of the SST26VFxxxB family, and what package does it use?
Yes, the SST26VF016B-104I/W70S uses the 8-contact WDFN (6 mm × 5 mm) package and shares identical pinout and electrical characteristics with other SST26VFxxxB variants in the same package option (e.g., SST26VF032B, SST26VF064B). Pin assignments match Figures 2-2 and Table 2-1 in the datasheet. This enables scalable memory capacity upgrades within the same PCB footprint. The "W70S" suffix explicitly denotes the WDFN package variant, confirming mechanical and signal compatibility across the family.
SST26VF016B-104I/W70S Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- SST26 SQI®
- Package/Case:
- Die
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 16Mbit
- Memory Organization:
- 2M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 1.5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- Wafer
SST26VF016B-104I/W70S FAQ
1.How can I place an order for SST26VF016B-104I/W70S through Aetrix?
Please submit a Request for Quotation (RFQ) for SST26VF016B-104I/W70S on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SST26VF016B-104I/W70S reliable?
The price and inventory of SST26VF016B-104I/W70S are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST26VF016B-104I/W70S is usually 5 days.
3.What payment methods are accepted for SST26VF016B-104I/W70S?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST26VF016B-104I/W70S transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SST26VF016B-104I/W70S?
SST26VF016B-104I/W70S orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SST26VF016B-104I/W70S order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SST26VF016B-104I/W70S?
For technical support, including SST26VF016B-104I/W70S datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST26VF016B-104I/W70S requirements.
6.How does Aetrix verify that SST26VF016B-104I/W70S is sourced from the original manufacturer or authorized distributors?
All SST26VF016B-104I/W70S products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST26VF016B-104I/W70S meets industry standards.
7.What is the process for return or replacement of SST26VF016B-104I/W70S?
All SST26VF016B-104I/W70S units undergo pre-shipment inspection (PSI). If there is an issue with SST26VF016B-104I/W70S, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SST26VF016B-104I/W70S part is unused and in its original packaging.
Return procedure for SST26VF016B-104I/W70S:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SST26VF016B-104I/W70S Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

