My Inquiry
My Account
Microchip Technology SST26VF016B-104I/WF70S
- Part No.:
- SST26VF016B-104I/WF70S
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- Die
- Datasheet:
-
SST26VF016B-104I/WF70S.pdf
- Description:
- IC FLASH 16MBIT SPI/QUAD WAFER
- Quantity:
- Payment:
- Shipping:
Inventory:1,056
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SST26VF016B-104I/WF70S from Microchip Technology is a 16 Mbit Serial Quad I/O (SQI) flash memory IC operating at up to 104 MHz (2.7–3.6 V), supporting x1/x2/x4 SPI and SQI protocols, with 4 KByte uniform sectors, 100,000 program/erase cycles, and industrial temperature range (–40°C to +85°C). It serves as non-volatile code/data storage in microcontroller boot systems, firmware update buffers, and embedded IoT edge nodes.
For engineers reviewing the SST26VF016B-104I/WF70S datasheet, SST26VF016B-104I/WF70S pinout, SST26VF016B-104I/WF70S application, or SST26VF016B-104I/WF70S equivalent, key selection considerations include quad-I/O throughput vs. legacy SPI compatibility, flexible block protection granularity (8/32/64 KByte overlay blocks), deep power-down current (15 µA), and factory-programmed 64-bit Security ID for device authentication.
Technical Context
The SST26VF016B-104I/WF70S implements a six-wire SQI interface (SCK, CE#, VDD, VSS, SIO[3:0]) with mode 0/3 clock polarity support and configurable I/O width (x1/x2/x4). Its SuperFlash® split-gate cell architecture enables faster erase (18 ms sector, 35 ms chip) and lower energy per operation versus conventional NOR flash.
It integrates dual protection layers: volatile Block-Protection Register (BPR) with lock-down capability and non-volatile Write-Lock Lock-Down Register (nVWLDR), plus hardware WP# and HOLD# pins active only in SPI modes. The device defaults to SPI mode at power-up and requires EQIO command to enable SQI mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 16 Mbit (2 MByte) organized in uniform 4 KByte sectors and mixed overlay blocks (eight 8 KByte, two 32 KByte, thirty 64 KByte) |
| Max Clock Frequency | 104 MHz at 2.7–3.6 V; enables 416 MB/s theoretical SQI read bandwidth (x4 mode) |
| Erase Endurance | 100,000 cycles minimum per sector - supports frequent firmware updates in field-deployed devices |
| Data Retention | Greater than 100 years - suitable for long-lifecycle industrial and automotive applications |
| Supply Voltage Range | 2.3–3.6 V - compatible with both 2.5 V and 3.3 V system rails without level-shifting |
| Active Read Current | 15 mA typical at 104 MHz - enables low-power high-speed reads in battery-backed subsystems |
| Standby Current | 15 µA typical - supports ultra-low-power sleep states in always-on edge sensors |
| Operating Temperature | –40°C to +85°C (Industrial grade) - validated for extended thermal cycling in uncontrolled environments |
Pinout & Package
Package: 8-contact WDFN (6 mm × 5 mm), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CE# | Chip Enable | Active-low chip select; must remain low throughout command sequence; controls device selection on shared bus |
| SIO0–SIO3 | Serial I/O (Quad) | Multiplexed bidirectional data lines for SQI mode; default to SI/SO in SPI mode after reset |
| SCK | Serial Clock | Input clock for synchronous serial interface; rising edge latches input, falling edge outputs data |
| WP# | Write Protect | Hardware pin disabling writes to Block-Protection and Configuration registers when IOC=0 and WPEN=1 |
| HOLD# | Hold Control | Pauses ongoing SPI transactions without resetting internal state; disabled in SQI mode |
| VDD | Power Supply | Primary supply rail (2.3–3.6 V); powers core logic and I/O buffers |
| VSS | Ground | Reference ground for all signals and internal circuitry |
Key Features
| Feature | Design Value |
|---|---|
| Serial Quad I/O (SQI) Interface | Four multiplexed I/O lines (SIO[3:0]) delivering up to 4× SPI bandwidth at same clock frequency - reduces pin count and PCB routing complexity |
| Flexible Erase Architecture | Uniform 4 KByte sectors plus dedicated 8/32/64 KByte overlay blocks - enables granular firmware partitioning and parameter storage |
| Two-Tier Write Protection | Volatile BPR + non-volatile nVWLDR - allows field-configurable locking and permanent lockdown of critical boot or calibration blocks |
| Security ID with OTP Area | 2 KByte Security ID space: factory-programmed 64-bit unique ID + user-programmable segment - supports secure boot and device identity binding |
| Write-Suspend Capability | Interrupt active Program/Erase to service higher-priority reads - essential for real-time systems requiring deterministic latency |
| Deep Power-Down Mode | 15 µA standby current with RDPD wake-up - extends battery life in intermittently active sensor nodes |
Applications
| Boot Code Storage | Firmware Update Buffer |
|---|---|
Use Scenario: Stores primary bootloader and application firmware for ARM Cortex-M or RISC-V microcontrollers during cold start and reset sequences. IC Role / Device Role / Timing Role: Non-volatile code execution memory mapped via XIP or copied to RAM; accessed via high-speed SQI burst reads. Use Value: 104 MHz SQI interface reduces boot time by >3× vs. standard SPI; 100-year retention ensures firmware integrity over product lifetime. | Use Scenario: Holds validated firmware images prior to atomic swap during over-the-air (OTA) updates in connected gateways and PLCs. IC Role / Device Role / Timing Role: Dual-bank-capable storage with independent sector erase - enables background download while executing current image. Use Value: 18 ms sector erase and write-suspend allow concurrent update preparation and real-time control without jitter. |
| Secure Device Identity | Parameter & Calibration Storage |
Use Scenario: Hosts immutable cryptographic keys and device-specific identifiers used in TLS handshake and secure provisioning workflows. IC Role / Device Role / Timing Role: One-time programmable Security ID area with lockout command - prevents tampering post-provisioning. Use Value: Factory-programmed 64-bit unique ID enables zero-touch enrollment; user-programmable segment stores public keys with hardware-enforced write-lock. | Use Scenario: Retains factory-calibrated sensor offsets, motor tuning coefficients, and regional configuration settings across power cycles. IC Role / Device Role / Timing Role: Dedicated 8 KByte top/bottom parameter blocks with individual read/write lock - isolates sensitive data from application code regions. Use Value: Read-protection on parameter blocks returns 0x00 on unauthorized access; permanent lock-down prevents accidental overwrite during field servicing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q16JVSIM | 16 Mbit, 133 MHz max, standard SPI-only (no SQI), 4 KByte sectors, 100K endurance | Lacks SQI interface and Security ID; simpler protection model (no nVWLDR) | Choose when SQI bandwidth is unnecessary and cost-sensitive SPI-only designs dominate |
| Cypress S25FL116K0XMFI011 | 16 Mbit, 104 MHz, Dual/Quad SPI, no SQI, 100K endurance, 20-year retention | Supports QPI but not Microchip's SQI protocol; no factory-unique ID or OTP Security ID space | Prefer when migrating from legacy Cypress portfolio and QPI compatibility is required over SQI performance |
Compared with SST26VF016B-104I/WF70S, W25Q16JVSIM offers higher clock speed but sacrifices SQI throughput and security features, while S25FL116K0XMFI011 provides QPI compatibility yet omits the factory-programmed Security ID - making SST26VF016B-104I/WF70S uniquely suited for secure, high-bandwidth embedded boot applications.
Availability
SST26VF016B-104I/WF70S is available at Aetrix Electronics and suitable for industrial control panels, automotive telematics modules, and medical diagnostic equipment requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 compliance.
Supply support for SST26VF016B-104I/WF70S includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog components, and memory solutions, with emphasis on reliability, longevity, and embedded system integration.
The SST26VF016B-104I/WF70S belongs to Microchip's Serial Quad I/O™ (SQI™) flash family, engineered for high-performance, low-pin-count non-volatile storage in resource-constrained embedded systems where boot speed, security, and endurance are critical.
FAQ
What is the maximum operating frequency of the SST26VF016B-104I/WF70S and under what voltage conditions?
The SST26VF016B-104I/WF70S supports a maximum clock frequency of 104 MHz when operated within the 2.7–3.6 V supply range. At the wider 2.3–3.6 V range, the maximum frequency is reduced to 80 MHz. This specification is confirmed in the official Microchip datasheet DS20005262F, page 1, under "High Speed Clock Frequency." The 104 MHz rating applies specifically to the -104I speed grade variant of the SST26VF016B-104I/WF70S.
Does the SST26VF016B-104I/WF70S support both SPI and SQI interfaces, and how is mode selection handled?
Yes, the SST26VF016B-104I/WF70S supports both traditional SPI (x1/x2/x4) and Serial Quad I/O (SQI) protocols. It powers up in SPI mode by default. To enable SQI mode, the host must issue the EQIO (0x38H) command and set the IOC bit in the Configuration register to '1'. The IOC bit reassigns SIO2/SIO3 from WP#/HOLD# functions to quad I/O roles. This behavior is documented in DS20005262F, section 4.0 and Table 4-3.
What package type does the SST26VF016B-104I/WF70S use, and is it RoHS compliant?
The SST26VF016B-104I/WF70S uses an 8-contact WDFN package measuring 6 mm × 5 mm, as explicitly stated in the Product Description (DS20005262F, page 2) and Figure 2-2. All variants of the SST26VF016B, including the SST26VF016B-104I/WF70S, are RoHS compliant per the "All devices are RoHS compliant" statement on page 2 of the datasheet.
How does the Security ID feature work in the SST26VF016B-104I/WF70S, and can it be reprogrammed?
The SST26VF016B-104I/WF70S includes a 2 KByte Security ID (Sec ID) space comprising a factory-programmed 64-bit unique identifier (one-time, non-erasable) and a user-programmable segment. Users may write to the user area using the PSID command and permanently lock it with LSID. Once locked, neither segment can be erased or rewritten - the factory ID is immutable, and the user area becomes read-only. This is detailed in section 4.3 of DS20005262F.
What is the endurance and data retention specification for the SST26VF016B-104I/WF70S?
The SST26VF016B-104I/WF70S guarantees a minimum of 100,000 program/erase cycles per sector and greater than 100 years of data retention at rated temperature. These values are specified in the "Superior Reliability" section (page 1) and confirmed in the Features list of DS20005262F. They apply to the full operating temperature range of the SST26VF016B-104I/WF70S (–40°C to +85°C).
SST26VF016B-104I/WF70S Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- SST26 SQI®
- Package/Case:
- Die
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 16Mbit
- Memory Organization:
- 2M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 1.5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- Wafer
SST26VF016B-104I/WF70S FAQ
1.How can I place an order for SST26VF016B-104I/WF70S through Aetrix?
Please submit a Request for Quotation (RFQ) for SST26VF016B-104I/WF70S on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SST26VF016B-104I/WF70S reliable?
The price and inventory of SST26VF016B-104I/WF70S are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST26VF016B-104I/WF70S is usually 5 days.
3.What payment methods are accepted for SST26VF016B-104I/WF70S?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST26VF016B-104I/WF70S transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SST26VF016B-104I/WF70S?
SST26VF016B-104I/WF70S orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SST26VF016B-104I/WF70S order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SST26VF016B-104I/WF70S?
For technical support, including SST26VF016B-104I/WF70S datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST26VF016B-104I/WF70S requirements.
6.How does Aetrix verify that SST26VF016B-104I/WF70S is sourced from the original manufacturer or authorized distributors?
All SST26VF016B-104I/WF70S products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST26VF016B-104I/WF70S meets industry standards.
7.What is the process for return or replacement of SST26VF016B-104I/WF70S?
All SST26VF016B-104I/WF70S units undergo pre-shipment inspection (PSI). If there is an issue with SST26VF016B-104I/WF70S, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SST26VF016B-104I/WF70S part is unused and in its original packaging.
Return procedure for SST26VF016B-104I/WF70S:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SST26VF016B-104I/WF70S Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
