My Inquiry
My Account
Microchip Technology SST26VF032BEUI-104I/SM
- Part No.:
- SST26VF032BEUI-104I/SM
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
SST26VF032BEUI-104I/SM.pdf
- Description:
- IC FLASH 32MBIT SPI/QUAD 8SOIJ
- Quantity:
- Payment:
- Shipping:
Inventory:4,600
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SST26VF032BEUI-104I/SM from Microchip Technology is a 32 Mbit Serial Quad I/O™ (SQI™) flash memory IC with factory-programmed EUI-48/EUI-64 identifiers, 104 MHz max clock frequency (2.7–3.6 V), 4 KByte uniform sectors, and industrial temperature range (–40°C to +85°C). It supports SPI x1/x2/x4 and SQI protocols in an 8-lead SOIJ package and is used for firmware storage in embedded controllers requiring secure, high-speed, low-pin-count nonvolatile memory.
For engineers reviewing the SST26VF032BEUI-104I/SM datasheet, SST26VF032BEUI-104I/SM pinout, SST26VF032BEUI-104I/SM application, or SST26VF032BEUI-104I/SM equivalent, key selection considerations include quad-I/O burst performance, OTP Security ID capability, hardware write-protection via WP#/HOLD# pins, and AEC-Q100 qualification for automotive systems.
Technical Context
The SST26VF032BEUI-104I/SM implements a six-wire, 4-bit multiplexed serial interface supporting both legacy SPI (Mode 0/3, x1/x2/x4) and high-throughput SQI protocol-quadrupling data bandwidth at identical clock frequencies. Its SuperFlash® technology enables single-supply operation (2.3–3.6 V) with fast erase (18 ms sector, 35 ms chip) and page-program (256-byte pages).
It integrates dual protection layers: volatile Block-Protection Register (BPR) with lock-down capability and non-volatile Write-Lock Lock-Down Register (nVWLDR), plus hardware WP#/HOLD# pins active in SPI mode. The device ships with IOC=0 by default, enabling WP#/HOLD# and disabling SIO2/SIO3 until reconfigured for SQI mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 32 Mbit (4 MByte) organized as uniform 4 KByte sectors and overlay blocks (eight 8 KByte, two 32 KByte, sixty-two 64 KByte) |
| Interface Protocol | Serial Quad I/O™ (SQI) and SPI-compatible (x1/x2/x4); Mode 0 and Mode 3 supported; IOC bit controls pin function mapping |
| Max Clock Frequency | 104 MHz at 2.7–3.6 V supply; 80 MHz at 2.3–3.6 V - determines maximum sustained read throughput in SQI mode |
| Write Endurance & Retention | 100,000 program/erase cycles minimum; >100 years data retention - validated reliability for long-life embedded deployments |
| Power Consumption | 15 mA typical active read current @ 104 MHz; 15 µA typical standby current - enables low-power boot and firmware update scenarios |
| Security Features | Factory-programmed EUI-48/EUI-64 in SFDP table; 2 KByte OTP Security ID space (64-bit unique ID + user-programmable area) |
| Operating Temperature | Industrial grade: –40°C to +85°C; AEC-Q100 qualified - suitable for under-hood automotive and industrial control applications |
Pinout & Package
Package: 8-lead SOIJ (5.28 mm body width), RoHS compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CE# | Chip Enable | Active-low chip select; must remain low throughout command/data sequences; resets internal logic if driven high during HOLD# active |
| SIO[3:0] / SI/SO / WP#/HOLD# | Multiplexed Serial I/O | Configurable: default SPI mode uses SI/SO; WP#/HOLD# enabled when IOC=0; SIO2/SIO3 activated only after IOC=1 for SQI operation |
| SCK | Serial Clock | Timing reference; commands/addresses latched on rising edge; output data shifted on falling edge; supports Mode 0 (SCK idle low) and Mode 3 (SCK idle high) |
| VDD | Power Supply | Single supply input: 2.3–3.6 V; powers all internal logic and memory array; no separate VIO required |
| VSS | Ground | Reference return path for all signals and power; must be low-impedance connection for stable timing and noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O Burst Modes | Continuous linear burst and configurable 8/16/32/64-byte wrap-around bursts - reduces instruction overhead and improves sequential read efficiency in boot loaders |
| Flexible Block Protection | Per-block write-lock (64 KByte, 32 KByte, 8 KByte parameter blocks) with volatile lock-down (LBPR) and non-volatile nVWLDR - enables secure firmware partitioning and field-upgrade safety |
| Write-Suspend Capability | Interrupt ongoing Program or Erase to service higher-priority reads - essential for real-time systems requiring concurrent memory access |
| End-of-Write Detection | Software polling of BUSY bit in Status Register - eliminates need for fixed delay timers and enables deterministic firmware flow control |
| Hardware Write Protection | WP# pin disables writes to Block-Protection and Configuration registers when WPEN=1 and IOC=0 - provides fail-safe protection against accidental corruption during power transitions |
Applications
| Firmware Storage in Automotive ECUs | Secure Bootloader Memory |
|---|---|
Use Scenario: Storing calibrated engine control maps, diagnostic routines, and OTA update images in AEC-Q100-compliant powertrain modules. IC Role / Device Role / Timing Role: Nonvolatile code storage with EUI-64-based device identity binding and OTP Security ID for cryptographic key anchoring. Use Value: AEC-Q100 qualification ensures reliability under thermal cycling; 104 MHz SQI read speed accelerates boot time by >3× vs. standard SPI flash. |
Use Scenario: Hosting immutable bootloader code that validates signed application firmware before execution in industrial gateways. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for verified boot assets; nVWLDR permanently locks critical bootloader sectors. Use Value: Factory-programmed EUI-48 enables unique device attestation; write-suspend allows safe interrupt-driven firmware validation without erasing active code. |
| Parameter Storage in Medical Devices | Configuration Memory in Networking Routers |
Use Scenario: Retaining calibration coefficients, usage logs, and regulatory compliance data across power cycles in portable diagnostic equipment. IC Role / Device Role / Timing Role: High-reliability, >100-year data retention memory with individual 8 KByte parameter block read/write protection. Use Value: Read-lock capability prevents unauthorized extraction of sensitive calibration data; 15 µA standby current extends battery life in always-on monitoring modes. |
Use Scenario: Storing routing tables, VLAN configurations, and firmware patches in carrier-grade edge routers requiring rapid configuration reloads. IC Role / Device Role / Timing Role: High-speed serial flash supporting burst-mode reads for low-latency config retrieval and background firmware updates. Use Value: 64 KByte uniform blocks enable atomic configuration swaps; 18 ms sector erase minimizes service interruption during live updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q32JVSIQ | 32 Mbit SPI-only (no SQI); 133 MHz max; no factory EUI-48/EUI-64; no OTP Security ID | Lacks hardware-assisted secure identity and quad-I/O bandwidth; requires external UID management | Choose when SQI bandwidth and embedded identity are unnecessary and cost sensitivity outweighs feature set |
| Cypress S25FL132K0XMFI011 | 32 Mbit SPI/QPI; 108 MHz max; no EUI-48/EUI-64; no nVWLDR; different sector architecture (256 KByte blocks) | Supports QPI but not SQI; lacks permanent lock-down and factory-unique identifiers; larger erase granularity limits fine-grained updates | Prefer when QPI compatibility is required and long-term firmware partitioning security is managed externally |
Compared with W25Q32JVSIQ and S25FL132K0XMFI011, the SST26VF032BEUI-104I/SM delivers integrated device identity, superior erase flexibility (4 KByte sectors), and SQI's 4× throughput advantage-making it optimal for secure, high-performance embedded boot and configuration storage where pin count and deterministic timing matter.
Availability
SST26VF032BEUI-104I/SM is available at Aetrix Electronics and suitable for automotive ECU firmware storage, secure bootloader implementation, and medical device parameter retention requiring stable component supply, long-lifecycle support, and AEC-Q100 assurance.
Supply support for SST26VF032BEUI-104I/SM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with emphasis on reliability, security, and embedded system integration.
The SST26VF032BEUI-104I/SM belongs to Microchip's Serial Quad I/O™ flash family, designed specifically for high-speed, low-pin-count firmware and configuration storage in automotive, industrial, and medical applications demanding AEC-Q100 compliance and embedded identity.
FAQ
What is the maximum operating frequency of the SST26VF032BEUI-104I/SM and under what voltage conditions?
The SST26VF032BEUI-104I/SM supports up to 104 MHz maximum clock frequency when operated within the 2.7–3.6 V supply range. At the extended 2.3–3.6 V range, the maximum frequency is reduced to 80 MHz. These ratings apply to both SPI and SQI modes, with actual achievable throughput dependent on command type and bus configuration (e.g., SQI quadruples effective bandwidth over SPI at same clock rate). The "104" in the part number explicitly denotes the 104 MHz rating at nominal voltage.
Does the SST26VF032BEUI-104I/SM support true quad-I/O (SQI) mode out of reset, or does it require configuration?
The SST26VF032BEUI-104I/SM powers up in SPI mode with IOC=0 by default, meaning WP# and HOLD# pins are enabled while SIO2 and SIO3 are disabled. To activate true SQI mode, the host must first set the IOC bit (Bit 1 of Configuration Register) to '1' using the WRCR instruction, then issue SQI-specific commands like SQOR (6BH) or SQIOR (EBH). Without this configuration step, quad-I/O functionality remains inactive.
How is the factory-programmed EUI-48 and EUI-64 identifier accessed in the SST26VF032BEUI-104I/SM?
The EUI-48 and EUI-64 identifiers in the SST26VF032BEUI-104I/SM are stored in the Serial Flash Discoverable Parameters (SFDP) table and are accessed using the SFDP read instruction (5AH) with address 000000h. The SFDP table provides standardized, vendor-agnostic access to these globally unique identifiers, enabling plug-and-play device identification in systems supporting SFDP parsing without requiring custom register reads or proprietary commands.
What protection mechanisms prevent accidental writes to the Block-Protection Register in the SST26VF032BEUI-104I/SM?
The SST26VF032BEUI-104I/SM employs three layered protections: (1) hardware WP# pin (active-low) disables writes when WPEN=1 and IOC=0; (2) volatile Lock-Down Block-Protection Register (LBPR) command permanently disables further BPR writes until next power cycle; and (3) non-volatile nVWLDR allows one-time permanent locking of individual block protection bits. All mechanisms coexist, with nVWLDR taking precedence over LBPR and WP#.
Is the SST26VF032BEUI-104I/SM pin-compatible with other members of the SST26VF series, such as the SST26VF064B?
No, the SST26VF032BEUI-104I/SM is not pin-compatible with higher-density variants like the SST26VF064B. Although both use 8-lead SOIJ packages, the SST26VF064B requires additional address lines and different internal addressing logic incompatible with the 32 Mbit device's pin mapping and command set. Pinouts are identical only within same-density variants (e.g., SST26VF032BEUI-104I/SM and SST26VF032BEUI-80I/SM), not across density families.
SST26VF032BEUI-104I/SM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- SST26 SQI®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 32Mbit
- Memory Organization:
- 4M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 1.5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIJ
SST26VF032BEUI-104I/SM FAQ
1.How can I place an order for SST26VF032BEUI-104I/SM through Aetrix?
Please submit a Request for Quotation (RFQ) for SST26VF032BEUI-104I/SM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SST26VF032BEUI-104I/SM reliable?
The price and inventory of SST26VF032BEUI-104I/SM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST26VF032BEUI-104I/SM is usually 5 days.
3.What payment methods are accepted for SST26VF032BEUI-104I/SM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST26VF032BEUI-104I/SM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SST26VF032BEUI-104I/SM?
SST26VF032BEUI-104I/SM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SST26VF032BEUI-104I/SM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SST26VF032BEUI-104I/SM?
For technical support, including SST26VF032BEUI-104I/SM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST26VF032BEUI-104I/SM requirements.
6.How does Aetrix verify that SST26VF032BEUI-104I/SM is sourced from the original manufacturer or authorized distributors?
All SST26VF032BEUI-104I/SM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST26VF032BEUI-104I/SM meets industry standards.
7.What is the process for return or replacement of SST26VF032BEUI-104I/SM?
All SST26VF032BEUI-104I/SM units undergo pre-shipment inspection (PSI). If there is an issue with SST26VF032BEUI-104I/SM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SST26VF032BEUI-104I/SM part is unused and in its original packaging.
Return procedure for SST26VF032BEUI-104I/SM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SST26VF032BEUI-104I/SM Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
