Microchip Technology SST26VF032BT-104I/SM70SVAO
- Part No.:
- SST26VF032BT-104I/SM70SVAO
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
SST26VF032BT-104I/SM70SVAO.pdf
- Description:
- IC FLASH 32MBIT SPI/QUAD 8SOIJ
- Quantity:
- Payment:

- Shipping:

Inventory:1,258
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SST26VF032BT-104I/SM70SVAO from Microchip Technology is a 32-Mbit Serial Quad I/O™ (SQI™) Flash memory IC operating at up to 104 MHz (2.7–3.6 V), organized in uniform 4-Kbyte sectors with flexible block protection, and supporting both SPI and SQI protocols for embedded firmware storage in industrial-grade applications.
For engineers reviewing the SST26VF032BT-104I/SM70SVAO datasheet, SST26VF032BT-104I/SM70SVAO pinout, SST26VF032BT-104I/SM70SVAO application, or SST26VF032BT-104I/SM70SVAO equivalent, key selection criteria include its dual-voltage operation (2.3–3.6 V), 100,000-program/erase cycle endurance, OTP Security ID, write-suspend capability, and support for x1/x2/x4 SPI and full SQI modes - all critical for secure, high-throughput boot code and parameter storage in space-constrained designs.
Technical Context
This device implements Microchip's proprietary SuperFlash® technology with split-gate cells and thick-oxide tunneling injectors, enabling faster erase (18 ms sector, 35 ms chip) and lower total energy per operation versus conventional Flash. Its six-wire SQI interface uses multiplexed SIO[3:0] for command/address/data transfer, quadrupling throughput over standard SPI at identical clock rates.
Two factory-configured variants exist: SST26VF032B defaults to SPI mode (WP#/HOLD# enabled, SIO2/SIO3 disabled), while SST26VF032BA defaults to SQI mode (WP#/HOLD# disabled, SIO2/SIO3 enabled). The IOC bit in the Configuration register controls this I/O mapping, and must be set before issuing SQI-specific commands like SQOR (6BH) or SQIOR (EBH).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 32 Mbit (4 MByte), sufficient for full MCU boot images and configuration tables |
| Max Clock Frequency | 104 MHz at 2.7–3.6 V; enables ≤13 MB/s read throughput in x4 SQI mode |
| Operating Voltage | 2.3–3.6 V single supply; supports low-power systems without level-shifting |
| Endurance | 100,000 program/erase cycles per sector - validated for field-updatable firmware |
| Data Retention | >100 years at 85°C - ensures long-term reliability in unattended industrial deployments |
| Temperature Range | Industrial Plus: –40°C to +105°C - qualified for extended thermal environments |
| Erase Time | Sector erase: 18 ms typical; chip erase: 35 ms typical - reduces firmware update latency |
| Security ID | 2-KByte OTP area: 64-bit factory-unique ID + user-programmable segment - enables device authentication and license binding |
Pinout & Package
Package: 8-contact WDFN (6 mm × 5 mm), RoHS-compliant, surface-mount with exposed pad for thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CE# | Chip Enable | Active-low selection signal; must remain low during full command sequence including address and data phases |
| SIO0/SI | Serial Data I/O / Input | Default SPI input (SI) at power-up; becomes bidirectional SIO0 in SQI mode after IOC=1 |
| SIO1/SO | Serial Data I/O / Output | Default SPI output (SO) at power-up; becomes bidirectional SIO1 in SQI mode after IOC=1 |
| WP#/SIO2 | Write-Protect Input / I/O | In SPI mode (IOC=0): hardware write-protection for Block Protection register; in SQI mode (IOC=1): bidirectional SIO2 |
| HOLD#/SIO3 | Hold Input / I/O | In SPI mode (IOC=0): pauses ongoing serial transfer without resetting state; in SQI mode (IOC=1): bidirectional SIO3 |
| SCK | Serial Clock | Rising edge latches input; falling edge shifts out output - timing-critical for reliable command execution |
| VDD | Power Supply | 2.3–3.6 V supply; decoupling capacitor required within 5 mm of pin for stable high-speed operation |
| VSS | Ground | Reference return path; must be low-impedance and tied to PCB ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O Interface | Enables 4-bit parallel data transfer on SIO[3:0], delivering up to 4× bandwidth vs. standard SPI at same clock frequency |
| Flexible Erase Architecture | Uniform 4-Kbyte sectors plus overlay blocks (8/32/64 Kbyte) allow granular firmware partitioning and parameter storage |
| Write-Suspend Capability | Allows interruption of active Program/Erase to service urgent reads - essential for real-time system responsiveness |
| Nonvolatile Write Lock-Down | 72-bit nVWLDR permanently disables write access to specific blocks after one-time programming - prevents accidental or malicious reprogramming |
| OTP Security ID | Factory-programmed 64-bit unique ID + 2-KByte user area supports cryptographic key binding and device identity verification |
| Hardware Write Protection | WP# pin (when enabled via WPEN/IOC) protects Block Protection and Configuration registers - adds physical layer security |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Memory |
|---|---|
Use Scenario: Storing boot loader, FPGA configuration bitstreams, and runtime firmware in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Nonvolatile code storage with fast random-access read and deterministic erase/program timing for safe firmware updates. Use Value: 104 MHz SQI read speed and 100,000-cycle endurance ensure rapid boot and field-upgradable firmware without wear-out concerns over 10+ year product life. | Use Scenario: Holding safety-critical boot code and sensor calibration data in automotive camera modules and radar ECUs requiring AEC-Q100 Grade 2 qualification. IC Role / Device Role / Timing Role: Secure, high-reliability flash memory providing authenticated boot and tamper-resistant parameter storage. Use Value: OTP Security ID and nonvolatile write lock-down prevent unauthorized firmware modification, meeting ISO 26262 ASIL-B traceability requirements. |
| Medical Diagnostic Imaging Control | Smart Energy Meter Firmware |
Use Scenario: Storing image processing algorithms and calibration profiles in portable ultrasound and X-ray control units operating across –40°C to +105°C ambient. IC Role / Device Role / Timing Role: High-retention, thermally robust code storage with burst-read capability for real-time image reconstruction pipelines. Use Value: >100-year data retention at 85°C and Industrial Plus temperature rating guarantee integrity of calibration data over full product lifecycle without refresh. | Use Scenario: Hosting metering firmware, tariff tables, and communication stack in smart electricity meters deployed in outdoor utility cabinets. IC Role / Device Role / Timing Role: Low-power, secure flash memory supporting remote firmware updates and encrypted data logging. Use Value: 15 µA standby current and hardware write protection reduce system-level power consumption and prevent unauthorized firmware overwrite during OTA updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q32JVSIQ | 32 Mbit, 133 MHz max, standard SPI only (no native SQI); different status register layout and protection scheme | Lacks SQI interface and OTP Security ID; requires software emulation for quad read modes | Select when SQI bandwidth is unnecessary and cost sensitivity outweighs security and performance advantages |
| Cypress S25FL132K0XMFI001 | 32 Mbit, 104 MHz, supports Octal DTR but no SQI; includes SFDP v1.6 and enhanced security features | Higher pin count (16-pin SOIC), no factory-unique ID; requires different command set and initialization flow | Choose for legacy Octal Flash compatibility or when SFDP-based auto-configuration is required in host bootloader |
Compared with Winbond W25Q32JVSIQ and Cypress S25FL132K0XMFI001, SST26VF032BT-104I/SM70SVAO delivers native SQI throughput, integrated OTP Security ID, and finer-grained 4-Kbyte sector erase - making it optimal for space-constrained, security-aware industrial and automotive firmware storage where deterministic timing and identity binding are mandatory.
Availability
SST26VF032BT-104I/SM70SVAO is available at Aetrix Electronics and suitable for industrial PLCs, automotive ADAS modules, medical imaging controllers, and smart energy meters requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant Flash memory.
Supply support for SST26VF032BT-104I/SM70SVAO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and Flash memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The SST26VF032BT-104I/SM70SVAO belongs to Microchip's Serial Quad I/O™ (SQI™) Flash family, engineered specifically for high-performance, low-pin-count firmware and parameter storage in resource-constrained embedded systems demanding speed, security, and reliability.
FAQ
What voltage range does the SST26VF032BT-104I/SM70SVAO support for reliable operation?
The SST26VF032BT-104I/SM70SVAO operates across a single supply voltage range of 2.3 V to 3.6 V. At 2.7–3.6 V, it achieves its maximum 104 MHz clock frequency; at 2.3–3.6 V, the maximum clock drops to 80 MHz. This dual-voltage flexibility allows integration into both standard 3.3 V and ultra-low-power 2.5 V systems without external regulators or level shifters - a key advantage for battery-powered or energy-harvesting applications where the SST26VF032BT-104I/SM70SVAO serves as primary firmware storage.
How does the SST26VF032BT-104I/SM70SVAO differ from the SST26VF032BA variant?
The SST26VF032BT-104I/SM70SVAO is the SST26VF032B variant, which defaults to SPI mode at power-up: WP# and HOLD# pins are enabled, while SIO2 and SIO3 are disabled. In contrast, SST26VF032BA defaults to SQI mode (IOC=1), disabling WP#/HOLD# and enabling SIO2/SIO3. This distinction affects initial pin functionality and command initialization - the SST26VF032BT-104I/SM70SVAO requires no IOC setup for basic SPI use but must configure IOC=1 before executing SQI-specific instructions like SQOR (6BH) or SQIOR (EBH).
Does the SST26VF032BT-104I/SM70SVAO support hardware write protection, and how is it configured?
Yes, the SST26VF032BT-104I/SM70SVAO supports hardware write protection via the WP# pin, but only when enabled by both the IOC bit (set to 0) and the WPEN bit (set to 1) in the Configuration register. By default at power-up, IOC=0 and WPEN=0, so WP# is inactive. To activate it, the host must first issue WREN, then write WPEN=1 to the Configuration register. Once enabled, pulling WP# low prevents writes to the Block Protection and Configuration registers - a critical safeguard during system startup or field updates where the SST26VF032BT-104I/SM70SVAO stores immutable boot code.
What is the purpose and structure of the Security ID feature in the SST26VF032BT-104I/SM70SVAO?
The SST26VF032BT-104I/SM70SVAO includes a 2-KByte Security ID (Sec ID) area comprising a factory-programmed 64-bit unique identifier and a user-programmable segment. The factory ID is one-time programmable and cannot be altered; the user area supports standard Program Security ID (PSID) and Lockout Security ID (LSID) commands. Once LSID executes, the entire Sec ID space becomes permanently read-only. This feature enables device authentication, license binding, and secure firmware signing - directly enhancing system-level trust where the SST26VF032BT-104I/SM70SVAO serves as the root-of-trust anchor for embedded applications.
Can the SST26VF032BT-104I/SM70SVAO suspend an ongoing erase or program operation?
Yes, the SST26VF032BT-104I/SM70SVAO supports write-suspend functionality via the WRSU command. When issued during an active Program or Erase operation, it halts the internal process, allowing immediate access to other memory regions for urgent reads or writes. The suspended operation can be resumed using WRRE. Status bits WSP (Write Suspend-Program) and WSE (Write Suspend-Erase) in the STATUS register indicate suspension state. This capability is essential in real-time systems where the SST26VF032BT-104I/SM70SVAO must maintain responsiveness during firmware updates without compromising data integrity or timing deadlines.
SST26VF032BT-104I/SM70SVAO Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 32Mbit
- Memory Organization:
- 4M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 1.5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIJ
SST26VF032BT-104I/SM70SVAO FAQ
1.How can I place an order for SST26VF032BT-104I/SM70SVAO through Aetrix?
Please submit a Request for Quotation (RFQ) for SST26VF032BT-104I/SM70SVAO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SST26VF032BT-104I/SM70SVAO reliable?
The price and inventory of SST26VF032BT-104I/SM70SVAO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST26VF032BT-104I/SM70SVAO is usually 5 days.
3.What payment methods are accepted for SST26VF032BT-104I/SM70SVAO?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST26VF032BT-104I/SM70SVAO transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SST26VF032BT-104I/SM70SVAO?
SST26VF032BT-104I/SM70SVAO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SST26VF032BT-104I/SM70SVAO order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SST26VF032BT-104I/SM70SVAO?
For technical support, including SST26VF032BT-104I/SM70SVAO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST26VF032BT-104I/SM70SVAO requirements.
6.How does Aetrix verify that SST26VF032BT-104I/SM70SVAO is sourced from the original manufacturer or authorized distributors?
All SST26VF032BT-104I/SM70SVAO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST26VF032BT-104I/SM70SVAO meets industry standards.
7.What is the process for return or replacement of SST26VF032BT-104I/SM70SVAO?
All SST26VF032BT-104I/SM70SVAO units undergo pre-shipment inspection (PSI). If there is an issue with SST26VF032BT-104I/SM70SVAO, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SST26VF032BT-104I/SM70SVAO part is unused and in its original packaging.
Return procedure for SST26VF032BT-104I/SM70SVAO:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SST26VF032BT-104I/SM70SVAO Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

