My Inquiry
My Account
Microchip Technology SST26VF064B-104I/TD
- Part No.:
- SST26VF064B-104I/TD
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 24-TBGA
- Datasheet:
-
SST26VF064B-104I/TD.pdf
- Description:
- IC FLASH 64MBIT SPI/QUAD 24TBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,430
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SST26VF064B-104I/TD from Microchip Technology is a 64-Mbit Serial Quad I/O™ (SQI™) Flash memory IC designed for high-speed, low-pin-count embedded storage. It operates at up to 104 MHz (2.7–3.6 V), supports x1/x2/x4 SPI and full SQI protocols, features uniform 4-Kbyte sectors and 64-Kbyte blocks, and delivers 100,000 program/erase cycles with >100-year data retention - deployed in industrial microcontroller boot code storage and firmware update buffers.
For engineers reviewing the SST26VF064B-104I/TD datasheet, SST26VF064B-104I/TD pinout, SST26VF064B-104I/TD application, or SST26VF064B-104I/TD equivalent, key selection criteria include quad-I/O burst performance, hardware write protection via WP#/HOLD#, flexible block-level security ID locking, and AEC-Q100 Grade 2 qualification for automotive control modules.
Technical Context
This device implements Microchip's proprietary SuperFlash® technology with split-gate cells and thick-oxide tunneling, enabling faster erase (18 ms sector typical) and lower energy per operation versus conventional NOR Flash. Its dual-mode interface supports backward-compatible SPI (Mode 0/3) and high-throughput SQI with four multiplexed I/Os (SIO[3:0]), where command, address, and data share the same pins.
The internal architecture includes a configurable Configuration register (IOC bit selects SPI vs. Quad I/O default), STATUS register with BUSY/WEL/WPLD bits for real-time operation monitoring, and dedicated nonvolatile Security ID (2-Kbyte OTP) with factory-programmed 64-bit unique ID and user-programmable segment locked via LSID command.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 64 Mbit (8 MByte) organized as 126 × 64-Kbyte blocks + overlay blocks |
| Max Clock Frequency | 104 MHz at 2.7–3.6 V; enables 416 MB/s effective throughput in x4 mode |
| Erase Performance | Sector/Block Erase: 18 ms typical; Chip Erase: 35 ms typical - reduces firmware update latency |
| Endurance & Retention | 100,000 program/erase cycles minimum; >100 years data retention at 85°C |
| Supply Voltage Range | 2.3V–3.6V single supply - supports wide-input industrial power rails |
| Operating Temperature | Industrial Plus grade: –40°C to +105°C - qualified for under-hood automotive use |
| Interface Protocols | Full SPI (x1/x2/x4) + SQI (4-bit multiplexed I/O); Mode 0 and Mode 3 compatible |
Pinout & Package
Package: 8-contact WDFN (6 mm × 5 mm), RoHS-compliant, moisture-sensitive level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CE# | Chip Enable | Active-low chip select; must remain low during full command sequence including data transfer |
| SO/SIO1 | Serial Data Output / Quad I/O 1 | Default SPI output pin; reconfigured as bidirectional SIO1 in Quad I/O mode after IOC=1 |
| WP#/SIO2 | Write Protect Input / Quad I/O 2 | In SPI mode: hardware write lock for Block Protection register; in Quad mode: bidirectional SIO2 |
| VSS | Ground | Reference return path for all digital and I/O circuits; requires low-impedance PCB connection |
| VDD | Power Supply | 2.3V–3.6V core and I/O supply; decoupling capacitor required per datasheet layout guidelines |
| HOLD#/SIO3 | Hold Input / Quad I/O 3 | In SPI mode: pauses ongoing serial transfer without resetting state; in Quad mode: bidirectional SIO3 |
| SCK | Serial Clock | Timing reference; commands/addresses latched on rising edge; data shifted out on falling edge |
| SI/SIO0 | Serial Data Input / Quad I/O 0 | Default SPI input pin; reconfigured as bidirectional SIO0 in Quad I/O mode after IOC=1 |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O Interface | Enables 4× data bandwidth vs. standard SPI at same clock frequency - critical for fast boot image loading |
| Flexible Block Protection | Independent write/read lock per 8-Kbyte parameter block and write lock per 32/64-Kbyte overlay block - supports secure bootloader partitioning |
| Security ID with OTP Lock | 2-Kbyte space: 64-bit factory-unique ID + user-programmable area, permanently lockable via LSID command - prevents cloning and enables device authentication |
| Write Suspend Capability | Allows suspension of active Program or Erase to service higher-priority read requests - essential for real-time firmware update scenarios |
| SuperFlash® Technology | Split-gate cell design reduces erase time by ~50% vs. conventional NOR Flash - cuts total energy per erase by >30% |
Applications
| Boot Code Storage | Firmware Update Buffer |
|---|---|
Use Scenario: Storing primary bootloader and FPGA configuration bitstreams in automotive ADAS ECUs. IC Role / Device Role / Timing Role: Nonvolatile storage for cold-start execution; accessed via SPI x4 or SQI during power-on reset sequence. Use Value: 104 MHz x4 read speed ensures sub-100 ms boot time; AEC-Q100 Grade 2 rating guarantees reliability across thermal cycling. | Use Scenario: Holding validated firmware images prior to atomic swap in industrial PLCs. IC Role / Device Role / Timing Role: Dual-bank storage enabling background download while executing current firmware; uses Write Suspend for priority interrupt handling. Use Value: Uniform 4-Kbyte sectors allow precise delta updates; 100K-cycle endurance supports daily field updates over 10+ years. |
| Secure Key Vault | Parameter Configuration Store |
Use Scenario: Storing cryptographic keys and device certificates in medical IoT gateways. IC Role / Device Role / Timing Role: Tamper-resistant storage using OTP Security ID lock and individual 8-Kbyte block read/write protection. Use Value: Factory-programmed 64-bit ID enables hardware-rooted identity; read-lock prevents key exposure post-retrieval. | Use Scenario: Retaining calibration coefficients and user preferences in test equipment. IC Role / Device Role / Timing Role: Persistent configuration store with permanent lock-down capability for safety-critical parameters. Use Value: Nonvolatile Write Lock Lock-Down (nVWLDR) prevents accidental overwrite of calibrated values - meets IEC 61000-4-2 immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q64JVSIQ | 64 Mbit SPI-only (no SQI); max 133 MHz x4 read; no integrated Security ID OTP | Lacks quad I/O acceleration and hardware-secured identity - suitable only where boot speed < 80 MHz suffices | Select when cost sensitivity outweighs SQI bandwidth and cryptographic ID needs |
| Cypress S25FL164K0XMFI010 | 64 Mbit with HyperBus interface (not SPI/SQI compatible); 166 MHz DDR; different pinout and command set | Requires HyperBus controller; incompatible with existing SPI/SQI host firmware - mandates full driver rewrite | Choose only for new designs targeting highest throughput with dedicated HyperBus ASIC support |
Compared with W25Q64JVSIQ, SST26VF064B-104I/TD delivers verified SQI acceleration and factory-unique Security ID for secure boot; versus S25FL164K0XMFI010, it maintains full SPI legacy compatibility while offering superior thermal robustness (105°C vs. 85°C) and lower system integration effort.
Availability
SST26VF064B-104I/TD is available at Aetrix Electronics and suitable for industrial control systems, automotive ECU firmware storage, and medical device boot code applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SST26VF064B-104I/TD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and Flash memory solutions, serving industrial, automotive, and communications markets with vertically integrated silicon and software platforms.
The SST26VF064B-104I/TD belongs to Microchip's Serial Quad I/O™ Flash family, engineered specifically for high-reliability embedded systems needing fast, secure, and pin-efficient nonvolatile storage with AEC-Q100 qualification.
FAQ
What is the default I/O configuration mode for SST26VF064B-104I/TD at power-up?
The SST26VF064B-104I/TD powers up with the IOC bit cleared (0), enabling WP# and HOLD# pins and disabling SIO2/SIO3 - defaulting to standard SPI mode. This differs from the SST26VF064BA variant, which defaults to Quad I/O. The IOC bit must be set via Configuration Register write before issuing SQI-specific commands like SQOR (6BH) or SQIOR (EBH).
Does SST26VF064B-104I/TD support both SPI Mode 0 and Mode 3 clock polarity/phasing?
Yes, SST26VF064B-104I/TD fully supports both SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1). In Mode 0, SCK idles low; in Mode 3, SCK idles high. Data is sampled on the rising edge of SCK for input and driven after the falling edge for output in both modes - ensuring interoperability with diverse host controllers.
How is hardware write protection implemented on SST26VF064B-104I/TD?
SST26VF064B-104I/TD implements hardware write protection via the WP# pin in conjunction with the WPEN bit in the Configuration register. When WPEN=1 and WP#=low, writes to the Block Protection and Configuration registers are blocked. By default, WPEN=0 at power-up, disabling WP# functionality - allowing safe deployment in systems with grounded WP# pins without compromising configurability.
Can SST26VF064B-104I/TD perform concurrent read and write operations?
No, SST26VF064B-104I/TD does not support true concurrent read/write. However, it supports Write Suspend: an active Program or Erase operation can be paused to execute a read from another block/sector. Resume is triggered by the RESUME command. This enables deterministic response to high-priority read requests without aborting long-duration writes.
What is the function and programming method of the Security ID in SST26VF064B-104I/TD?
The SST26VF064B-104I/TD includes a 2-Kbyte Security ID space: 64-bit factory-programmed unique identifier (read-only) plus user-programmable area. Programming is done via PSID command; permanent lock is enforced by LSID command, setting the SEC bit in STATUS register to '1' - after which no further writes to the Security ID space are possible, even after power cycles.
SST26VF064B-104I/TD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- SST26 SQI®
- Package/Case:
- 24-TBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 64Mbit
- Memory Organization:
- 8M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 1.5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TBGA (6x8)
SST26VF064B-104I/TD FAQ
1.How can I place an order for SST26VF064B-104I/TD through Aetrix?
Please submit a Request for Quotation (RFQ) for SST26VF064B-104I/TD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SST26VF064B-104I/TD reliable?
The price and inventory of SST26VF064B-104I/TD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST26VF064B-104I/TD is usually 5 days.
3.What payment methods are accepted for SST26VF064B-104I/TD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST26VF064B-104I/TD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SST26VF064B-104I/TD?
SST26VF064B-104I/TD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SST26VF064B-104I/TD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SST26VF064B-104I/TD?
For technical support, including SST26VF064B-104I/TD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST26VF064B-104I/TD requirements.
6.How does Aetrix verify that SST26VF064B-104I/TD is sourced from the original manufacturer or authorized distributors?
All SST26VF064B-104I/TD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST26VF064B-104I/TD meets industry standards.
7.What is the process for return or replacement of SST26VF064B-104I/TD?
All SST26VF064B-104I/TD units undergo pre-shipment inspection (PSI). If there is an issue with SST26VF064B-104I/TD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SST26VF064B-104I/TD part is unused and in its original packaging.
Return procedure for SST26VF064B-104I/TD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SST26VF064B-104I/TD Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
