My Inquiry
My Account
Microchip Technology SST26VF064B-104I/W70S
- Part No.:
- SST26VF064B-104I/W70S
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- Die
- Datasheet:
-
SST26VF064B-104I/W70S.pdf
- Description:
- IC FLASH 64MBIT SPI/QUAD WAFER
- Quantity:
- Payment:
- Shipping:
Inventory:1,968
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SST26VF064B-104I/W70S from Microchip Technology is a 64-Mbit Serial Quad I/O™ (SQI™) Flash memory IC designed for high-speed, low-power embedded code storage and data logging. It operates at 104 MHz (2.7V–3.6V), supports x1/x2/x4 SPI and SQI protocols, features uniform 4-Kbyte sectors and 64-Kbyte blocks, and delivers 100,000 program/erase cycles with >100-year data retention. It is used in industrial controllers requiring fast boot code execution and secure firmware updates.
For engineers reviewing the SST26VF064B-104I/W70S datasheet, SST26VF064B-104I/W70S pinout, SST26VF064B-104I/W70S application, or SST26VF064B-104I/W70S equivalent, key selection considerations include its dual-mode SPI/SQI interface, hardware write protection via WP# and HOLD#, flexible block-level security ID and lock-down registers, and WDFN-8 (6 mm × 5 mm) packaging suitable for space-constrained PCB layouts.
Technical Context
The SST26VF064B-104I/W70S implements a six-wire, 4-bit multiplexed I/O interface supporting both legacy SPI (Mode 0/3) and high-throughput SQI protocols. Its SuperFlash® split-gate CMOS technology enables single-supply operation (2.3V–3.6V), faster erase (18 ms sector, 35 ms chip) and lower active current (15 mA @104 MHz) versus conventional NOR Flash.
At power-up, SST26VF064B-104I/W70S defaults to SPI mode with WP# and HOLD# enabled and SIO2/SIO3 disabled; configuration register bit IOC=0. It supports software-controlled write suspend, burst reads (linear and wrap-around), and OTP Security ID with factory-programmed 64-bit identifier and user-programmable 2-Kbyte segment.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 64 Mbit (8 MByte) organized as 126 × 64-Kbyte blocks + overlay blocks |
| Interface Protocol | Supports x1/x2/x4 SPI and 4-bit SQI; Mode 0/3 compatible; IOC bit configures pin function |
| Max Clock Frequency | 104 MHz @ 2.7V–3.6V; enables 416 MB/s effective throughput in SQI mode |
| Erase Performance | Sector/Block erase: 18 ms typ (25 ms max); Chip erase: 35 ms typ (50 ms max) |
| Endurance & Retention | 100,000 program/erase cycles minimum; data retention >100 years at 85°C |
| Supply Voltage | 2.3V–3.6V single supply; supports low-voltage operation without auxiliary rails |
| Operating Temperature | Industrial grade: –40°C to +85°C - validated for extended thermal cycling in control systems |
Pinout & Package
Package: 8-contact WDFN (6 mm × 5 mm), RoHS-compliant, moisture-sensitive level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CE# | Chip Enable | Active-low enable for command sequence; must remain low during full instruction cycle |
| SO/SIO1 | Serial Output / Quad I/O 1 | Default SPI output pin; multiplexed as bidirectional I/O in SQI mode when IOC=1 |
| WP#/SIO2 | Write Protect Input / Quad I/O 2 | Hardware write-protection for Block Protection register in SPI mode; disabled in SQI mode |
| VSS | Ground | Reference return path for all I/O and core logic; requires low-impedance PCB plane |
| VDD | Power Supply | 2.3V–3.6V core and I/O supply; decoupling capacitor required per datasheet layout guidelines |
| HOLD#/SIO3 | Hold Input / Quad I/O 3 | Pauses ongoing SPI transfer without resetting clock state; inactive in SQI mode |
| SCK | Serial Clock | Timing reference for all serial transfers; rising edge latches input, falling edge shifts out data |
| SI/SIO0 | Serial Input / Quad I/O 0 | Default SPI input pin; multiplexed as bidirectional I/O in SQI mode when IOC=1 |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O Interface | Enables 4× data bandwidth vs standard SPI at same clock frequency - reduces boot time in MCU-based systems |
| Flexible Block Protection | Independent write/read lock per 8-Kbyte parameter block and write lock per 32/64-Kbyte overlay block - supports secure firmware partitioning |
| OTP Security ID | 2-Kbyte field with factory-programmed 64-bit unique ID + user-programmable area - enables device authentication and anti-cloning |
| Write Suspend Capability | Allows interruption of erase/program to service higher-priority read requests - improves real-time system responsiveness |
| SuperFlash® Technology | Split-gate cell architecture delivers lower programming current and shorter erase time - reduces total energy per operation by ~40% vs legacy NOR |
Applications
| Industrial PLC Firmware Storage | Automotive Infotainment Boot Memory |
|---|---|
Use Scenario: Storing and executing real-time control firmware in programmable logic controllers with frequent field updates. IC Role / Device Role / Timing Role: Nonvolatile code storage with fast random read access and deterministic erase/program timing for OTA update validation. Use Value: 104 MHz SQI interface enables sub-100 ms boot from cold start; 100K-cycle endurance supports 10+ years of quarterly firmware revisions. | Use Scenario: Hosting boot loader and critical OS modules in automotive head units operating across –40°C to +105°C. IC Role / Device Role / Timing Role: AEC-Q100 Grade 2 qualified Flash memory providing secure, reliable code execution under thermal stress. Use Value: Factory-programmed Security ID prevents unauthorized firmware loading; >100-year retention ensures lifetime data integrity without refresh. |
| Medical Diagnostic Device Data Logging | Smart Energy Meter Firmware Vault |
Use Scenario: Capturing timestamped sensor calibration data and diagnostic logs in portable ultrasound equipment. IC Role / Device Role / Timing Role: High-reliability data logger with wear-leveling support via uniform 4-Kbyte sectors and page-program granularity. Use Value: 256-byte page programming and 18 ms sector erase minimize write latency during concurrent acquisition and storage. | Use Scenario: Securing metering firmware and cryptographic keys against tampering in utility-grade smart meters. IC Role / Device Role / Timing Role: Tamper-resistant code vault using nonvolatile write-lock-down bits and permanent OTP lock capability. Use Value: nVWLDR bits permanently disable future writes to protected blocks - meets IEC 62056-53 security requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q64JVSIQ | 64 Mbit, 133 MHz max, standard SPI only (no SQI), no OTP Security ID, 2.7V–3.6V only | Lacks quad I/O acceleration and hardware security features; suited for cost-sensitive SPI-only designs | Select when SQI bandwidth and device authentication are not required; verify pin compatibility (SOIC-8 vs WDFN-8) |
| Cypress S25FL164K0XMFI010 | 64 Mbit, 80 MHz max, supports XIP and DDR modes, includes ECC, 2.7V–3.6V, no OTP ID | Offers execute-in-place and error correction but no factory-unique ID or write-lock-down; targets high-integrity boot | Prefer for systems needing on-the-fly bit error correction and direct code execution; confirm WDFN-8 footprint match |
Compared with W25Q64JVSIQ and S25FL164K0XMFI010, SST26VF064B-104I/W70S uniquely combines 104 MHz SQI throughput, OTP Security ID with permanent lock-down, and industrial temperature support in a compact WDFN-8 package - making it optimal for secure, space-constrained embedded boot applications.
Availability
SST26VF064B-104I/W70S is available at Aetrix Electronics and suitable for industrial automation, automotive infotainment, medical diagnostics, and smart metering applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for SST26VF064B-104I/W70S includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, Flash memory, and security solutions, serving industrial, automotive, and communications markets globally.
The SST26VF064B-104I/W70S belongs to Microchip's Serial Quad I/O™ Flash family, engineered for high-speed, low-power embedded code storage where board space, boot performance, and firmware security are critical design constraints.
FAQ
What interface modes does the SST26VF064B-104I/W70S support, and how is mode selection controlled?
The SST26VF064B-104I/W70S supports both traditional SPI (x1/x2) and high-speed Serial Quad I/O™ (SQI) modes. Mode selection is determined by the I/O Configuration (IOC) bit in the Configuration register: IOC=0 enables SPI with WP# and HOLD# active; IOC=1 enables SQI with SIO2/SIO3 active. The SST26VF064B-104I/W70S powers up with IOC=0 by default, requiring a write to the Configuration register to activate SQI functionality.
How does the SST26VF064B-104I/W70S implement hardware write protection, and what pins are involved?
The SST26VF064B-104I/W70S uses the WP# pin in conjunction with the nonvolatile WPEN bit and IOC bit to control hardware write protection. When IOC=0 and WPEN=1, asserting WP# low disables writes to the Block Protection and Configuration registers. The SST26VF064B-104I/W70S ships with WPEN=0 by default, disabling WP# at power-up unless explicitly programmed. This allows safe integration into systems with grounded WP# pins.
What is the purpose and structure of the Security ID feature in the SST26VF064B-104I/W70S?
The SST26VF064B-104I/W70S includes a 2-Kbyte Security ID (Sec ID) space comprising a factory-programmed 64-bit unique identifier and a user-programmable segment. The factory portion is one-time-programmable and immutable; the user portion can be written once using the PSID command and locked permanently with LSID. This enables device authentication and anti-counterfeiting - a capability not found in most competing 64-Mbit SPI Flash devices.
Does the SST26VF064B-104I/W70S support write suspend, and how is it used in real-time systems?
Yes, the SST26VF064B-104I/W70S supports write suspend for both program and erase operations. Issuing the Write Suspend command pauses an ongoing internal operation, allowing immediate access to other memory regions for high-priority reads. The suspended operation resumes upon receipt of Resume command. This feature is essential in real-time systems like industrial PLCs where deterministic response latency must be maintained despite background Flash maintenance tasks.
What package type and footprint does the SST26VF064B-104I/W70S use, and are there thermal or layout considerations?
The SST26VF064B-104I/W70S is supplied in an 8-contact WDFN package measuring 6 mm × 5 mm with exposed pad. Its thermal resistance (θJA) is 45°C/W, requiring proper PCB copper pour under the exposed pad for heat dissipation. Layout best practices include tight VDD/VSS decoupling (100 nF ceramic near pins 4 and 5), controlled-impedance routing for SCK/SIO lines, and grounding the exposed pad to minimize noise coupling - all documented in Microchip's SST26VF064B-104I/W70S layout guidelines.
SST26VF064B-104I/W70S Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- SST26 SQI®
- Package/Case:
- Die
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 64Mbit
- Memory Organization:
- 8M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 1.5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- Wafer
SST26VF064B-104I/W70S FAQ
1.How can I place an order for SST26VF064B-104I/W70S through Aetrix?
Please submit a Request for Quotation (RFQ) for SST26VF064B-104I/W70S on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SST26VF064B-104I/W70S reliable?
The price and inventory of SST26VF064B-104I/W70S are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST26VF064B-104I/W70S is usually 5 days.
3.What payment methods are accepted for SST26VF064B-104I/W70S?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST26VF064B-104I/W70S transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SST26VF064B-104I/W70S?
SST26VF064B-104I/W70S orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SST26VF064B-104I/W70S order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SST26VF064B-104I/W70S?
For technical support, including SST26VF064B-104I/W70S datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST26VF064B-104I/W70S requirements.
6.How does Aetrix verify that SST26VF064B-104I/W70S is sourced from the original manufacturer or authorized distributors?
All SST26VF064B-104I/W70S products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST26VF064B-104I/W70S meets industry standards.
7.What is the process for return or replacement of SST26VF064B-104I/W70S?
All SST26VF064B-104I/W70S units undergo pre-shipment inspection (PSI). If there is an issue with SST26VF064B-104I/W70S, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SST26VF064B-104I/W70S part is unused and in its original packaging.
Return procedure for SST26VF064B-104I/W70S:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SST26VF064B-104I/W70S Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
