My Inquiry
My Account
Microchip Technology SST26VF064BT-104V/MF
- Part No.:
- SST26VF064BT-104V/MF
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
SST26VF064BT-104V/MF.pdf
- Description:
- IC FLASH 64MBIT SPI/QUAD 8WDFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,582
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SST26VF064BT-104V/MF from Microchip Technology is a 64-Mbit Serial Quad I/O™ (SQI™) Flash memory IC designed for high-speed, low-pin-count embedded storage. It operates at up to 104 MHz (2.7–3.6 V), supports x1/x2/x4 SPI and full SQI protocols, features uniform 4-Kbyte sectors and 64-Kbyte blocks, and delivers 100,000 program/erase cycles with >100-year data retention - deployed in industrial microcontroller boot code storage and firmware update buffers.
For engineers reviewing the SST26VF064BT-104V/MF datasheet, SST26VF064BT-104V/MF pinout, SST26VF064BT-104V/MF application, or SST26VF064BT-104V/MF equivalent, key selection criteria include its dual-mode SPI/SQI interface compatibility, 8-contact WDFN (6 mm × 5 mm) package, 104 MHz max clock, hardware write protection via WP# pin, and OTP Security ID capability.
Technical Context
This device implements Microchip's proprietary SuperFlash® technology with split-gate cells and thick-oxide tunneling injectors, enabling faster erase (25 ms max sector/blk) and lower energy per operation versus conventional NOR Flash. Its dual-mode serial interface supports both legacy SPI (Mode 0/3, SI/SO) and high-throughput SQI (SIO[3:0], 4-bit multiplexed I/O) on the same physical pins.
The SST26VF064BT-104V/MF integrates a 144-bit Block Protection Register (BPR), volatile Write Protection Lock-Down (WPLD), nonvolatile Write Lock Lock-Down (nVWLDR), and a 2-Kbyte Security ID space with factory-programmed 64-bit unique ID - all configurable via standard SPI commands including RDSR, WRSR, RDCR, EQIO, and PSID.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 64 Mbit (8 MByte) organized as 126 × 64-Kbyte blocks + overlay blocks |
| Max Clock Frequency | 104 MHz at 2.7–3.6 V; enables 416 MB/s effective throughput in SQI x4 mode |
| Erase Performance | 18 ms typical sector/64-Kbyte block erase; 35 ms typical chip erase |
| Endurance & Retention | 100,000 program/erase cycles minimum; >100 years data retention at 85°C |
| Supply Voltage Range | 2.3 V–3.6 V single supply; supports low-voltage operation without auxiliary rails |
| Operating Temperature | -40°C to +105°C (Industrial Plus grade); qualified per AEC-Q100 Grade 3 |
| Security Features | One-Time-Programmable 2-Kbyte Security ID with factory-unique 64-bit identifier |
Pinout & Package
Package: 8-contact WDFN (6 mm × 5 mm), RoHS-compliant, moisture-sensitive level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CE# | Chip Enable | Active-low enable for command/data transfer; must remain low during full instruction sequence |
| SO/SIO1 | Serial Output / Quad I/O 1 | Default SPI output (SO); becomes bidirectional SIO1 in SQI mode after EQIO command |
| WP#/SIO2 | Write Protect Input / Quad I/O 2 | In SPI mode: hardware write lock for BPR/Config register when IOC=0 & WPEN=1; in SQI mode: bidirectional SIO2 |
| VSS | Ground | Reference return path for all digital and I/O circuits |
| VDD | Power Supply | 2.3–3.6 V core and I/O supply; no separate VIO required |
| HOLD#/SIO3 | Hold Input / Quad I/O 3 | In SPI mode: pauses ongoing read without resetting state; in SQI mode: bidirectional SIO3 |
| SCK | Serial Clock | Rising edge latches input (SI/SIO[3:0]); falling edge outputs data (SO/SIO[3:0]) |
| SI/SIO0 | Serial Input / Quad I/O 0 | Default SPI input (SI); becomes bidirectional SIO0 in SQI mode after EQIO command |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O Interface | Enables 4× bandwidth vs. standard SPI using same 8-pin WDFN footprint via SIO[3:0] multiplexing |
| Flexible Erase Architecture | Uniform 4-Kbyte sectors + configurable 8/32/64-Kbyte overlay blocks support partial firmware updates |
| Write Suspend | Allows interruption of active Program/Erase to service higher-priority reads from other blocks/sectors |
| Hardware + Software Protection | WP# pin + BPR + nVWLDR + WPLD provide layered, permanent, and volatile lock-down of critical firmware regions |
| Security ID with OTP | Factory-programmed 64-bit unique ID + user-programmable 2-Kbyte area enables secure device authentication and binding |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Memory |
|---|---|
Use Scenario: Storing boot loader and real-time control firmware in programmable logic controllers operating continuously at 85°C ambient. IC Role / Device Role / Timing Role: Nonvolatile code storage with fast random read access and deterministic 104 MHz SPI/SQI timing for deterministic boot latency. Use Value: 100,000-cycle endurance and >100-year retention ensure field reliability over 15+ year product lifecycles without refresh. | Use Scenario: Holding safety-critical boot images and calibration data in automotive camera ECU modules certified to AEC-Q100 Grade 3. IC Role / Device Role / Timing Role: Secure, tamper-resistant firmware repository supporting encrypted read and OTP-based device identity verification. Use Value: Factory-programmed 64-bit Security ID and nonvolatile write-lock lock-down prevent unauthorized firmware cloning or modification. |
| Medical Imaging System Update Buffer | Edge AI Gateway Configuration Storage |
Use Scenario: Serving as dual-bank update buffer for over-the-air (OTA) firmware patches in portable ultrasound devices requiring zero-downtime field upgrades. IC Role / Device Role / Timing Role: High-speed burst read/write memory supporting seamless background erase/program while host executes live imaging tasks. Use Value: Write suspend capability allows interrupting 35 ms chip erase to service urgent sensor data reads - minimizing system stall time. | Use Scenario: Storing runtime configuration, model weights, and network credentials in industrial edge gateways with intermittent connectivity. IC Role / Device Role / Timing Role: Low-power, high-reliability serial Flash providing secure parameter storage with hardware write protection against accidental corruption. Use Value: 15 µA standby current and WP#/HOLD# pin functionality enable robust operation in battery-backed or energy-harvesting deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q64JVSIM | 64 Mbit, 133 MHz max, standard SPI only (no SQI), 8-pin SOIC/WSON; lacks Security ID and nVWLDR | Lower cost for SPI-only designs; no quad I/O bandwidth boost or factory-unique ID | Select when SQI interface and OTP security are not required; verify 133 MHz timing margins match controller capabilities. |
| Cypress S25FL164K0XMFI010 | 64 Mbit, 80 MHz max, supports XIP and DDR modes; includes SFDP but no OTP Security ID or write-suspend | Better suited for execute-in-place (XIP) applications; lacks flexible erase suspend and permanent lock-down | Prefer for systems needing direct code execution from Flash; avoid if firmware update atomicity and security binding are mandatory. |
Compared with W25Q64JVSIM and S25FL164K0XMFI010, the SST26VF064BT-104V/MF uniquely combines 104 MHz SQI throughput, OTP Security ID, and nonvolatile write-lock lock-down - making it optimal for secure, high-bandwidth embedded firmware storage where update integrity and device identity are critical.
Availability
SST26VF064BT-104V/MF is available at Aetrix Electronics and suitable for industrial PLC firmware storage, automotive ADAS boot memory, and medical imaging OTA update buffers requiring stable component supply across extended temperature and long-lifecycle programs.
Supply support for SST26VF064BT-104V/MF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and Flash memory solutions, serving industrial, automotive, and communications markets since 1989.
The SST26VF064BT-104V/MF belongs to Microchip's Serial Quad I/O™ Flash family, engineered specifically for high-reliability embedded systems demanding fast, secure, and pin-efficient nonvolatile code and data storage.
FAQ
What interface protocols does the SST26VF064BT-104V/MF support?
The SST26VF064BT-104V/MF supports both standard SPI (x1/x2 modes, Mode 0/3) and Serial Quad I/O™ (SQI) protocol using the same SIO[3:0] pins. At power-up, it defaults to SPI mode; the EQIO command enables SQI mode. The device achieves up to 104 MHz operation in SPI mode (2.7–3.6 V) and full 4-bit multiplexed I/O in SQI mode - delivering quadrupled throughput without additional pins. SST26VF064BT-104V/MF maintains full command-set compatibility with legacy SPI Flash devices.
How does the SST26VF064BT-104V/MF implement hardware write protection?
The SST26VF064BT-104V/MF uses the WP# pin in conjunction with the WPEN bit (bit 7 of Configuration register) and IOC bit (bit 1) to control hardware write protection. When IOC = 0 and WPEN = 1, asserting WP# low disables writes to the Block Protection and Configuration registers. WPEN is nonvolatile, so its setting persists across power cycles. The SST26VF064BT-104V/MF also supports volatile WPLD and nonvolatile nVWLDR for layered, permanent lock-down - ensuring firmware regions cannot be altered even if WP# is compromised.
What is the purpose and structure of the Security ID in the SST26VF064BT-104V/MF?
The SST26VF064BT-104V/MF includes a 2-Kbyte Security ID (Sec ID) space divided into two segments: a factory-programmed 64-bit unique identifier (immutable and unerasable) and a user-programmable area. The Sec ID is accessed via PSID (Program Security ID) and LSID (Lockout Security ID) commands. Once locked with LSID, the entire Sec ID space becomes read-only. This enables secure device authentication, firmware binding, and anti-cloning - critical for applications like automotive ECUs and medical devices where traceability and identity assurance are mandated.
Does the SST26VF064BT-104V/MF support write suspend, and how is it used?
Yes, the SST26VF064BT-104V/MF supports write suspend for both Program and Erase operations. Issuing the Write Suspend command pauses an ongoing internal operation, allowing the host to perform urgent reads from other memory regions. The STATUS register bits WSP (bit 3) and WSE (bit 2) indicate suspension state. After servicing the priority request, the host resumes the suspended operation with Resume command. This capability minimizes system stall time - especially valuable in real-time systems like industrial controllers or medical imaging where deterministic response is essential. SST26VF064BT-104V/MF guarantees suspend/resume within defined timing windows per datasheet DS20005119K.
What package and pinout does the SST26VF064BT-104V/MF use, and how are dual-function pins managed?
The SST26VF064BT-104V/MF uses an 8-contact WDFN package (6 mm × 5 mm). Its pins are dual-function: SI/SIO0, SO/SIO1, WP#/SIO2, and HOLD#/SIO3. Pin behavior is controlled by the IOC bit (bit 1 of Configuration register). When IOC = 0 (default for SST26VF064B variants), WP# and HOLD# are active in SPI mode; when IOC = 1 (default for SST26VF064BA), SIO2 and SIO3 are enabled for SQI. The EQIO command must be issued before using SQI-specific instructions like SQOR or SQIOR. SST26VF064BT-104V/MF pin mapping is fully documented in Figure 2-1 and Table 2-1 of DS20005119K.
SST26VF064BT-104V/MF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- SST26 SQI®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 64Mbit
- Memory Organization:
- 8M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 1.5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WDFN (5x6)
SST26VF064BT-104V/MF FAQ
1.How can I place an order for SST26VF064BT-104V/MF through Aetrix?
Please submit a Request for Quotation (RFQ) for SST26VF064BT-104V/MF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SST26VF064BT-104V/MF reliable?
The price and inventory of SST26VF064BT-104V/MF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST26VF064BT-104V/MF is usually 5 days.
3.What payment methods are accepted for SST26VF064BT-104V/MF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST26VF064BT-104V/MF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SST26VF064BT-104V/MF?
SST26VF064BT-104V/MF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SST26VF064BT-104V/MF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SST26VF064BT-104V/MF?
For technical support, including SST26VF064BT-104V/MF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST26VF064BT-104V/MF requirements.
6.How does Aetrix verify that SST26VF064BT-104V/MF is sourced from the original manufacturer or authorized distributors?
All SST26VF064BT-104V/MF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST26VF064BT-104V/MF meets industry standards.
7.What is the process for return or replacement of SST26VF064BT-104V/MF?
All SST26VF064BT-104V/MF units undergo pre-shipment inspection (PSI). If there is an issue with SST26VF064BT-104V/MF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SST26VF064BT-104V/MF part is unused and in its original packaging.
Return procedure for SST26VF064BT-104V/MF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SST26VF064BT-104V/MF Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
