My Inquiry
My Account
Microchip Technology SST26VF064BT-104V/SM
- Part No.:
- SST26VF064BT-104V/SM
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
SST26VF064BT-104V/SM.pdf
- Description:
- IC FLASH 64MBIT SPI/QUAD 8SOIJ
- Quantity:
- Payment:
- Shipping:
Inventory:3,785
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SST26VF064BT-104V/SM from Microchip Technology is a 64-Mbit Serial Quad I/O™ (SQI™) Flash memory IC designed for high-speed, low-power embedded code storage and data logging. It operates from 2.7V–3.6V at up to 104 MHz, supports x1/x2/x4 SPI and full SQI protocols, features uniform 4-Kbyte sectors and OTP Security ID, and is qualified for industrial temperature range (−40°C to +85°C) in an 8-contact WDFN package.
For engineers reviewing the SST26VF064BT-104V/SM datasheet, SST26VF064BT-104V/SM pinout, SST26VF064BT-104V/SM application, or SST26VF064BT-104V/SM equivalent, key selection criteria include quad-I/O throughput, write-suspend capability, hardware/software block protection granularity, and AEC-Q100 Grade 2 compatibility for automotive control modules.
Technical Context
This device implements Microchip's proprietary SuperFlash® technology with split-gate cells and thick-oxide tunneling injectors, enabling 100,000 program/erase cycles and >100-year data retention. Its dual-mode interface supports backward-compatible SPI (Mode 0/3) and high-throughput SQI with four multiplexed I/Os (SIO[3:0]), delivering quadrupled bandwidth versus standard SPI at identical clock frequency.
The internal architecture includes dedicated page buffers, configurable I/O pins (SI/SO vs SIO[3:0] selected via IOC bit), and three-tiered protection: volatile lock-down (WPLD), nonvolatile write-lock lock-down (nVWLDR), and hardware WP#/HOLD# control-each governed by distinct register bits (Configuration, STATUS, Block Protection) with defined power-up defaults per variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 64 Mbit (8 MByte) organized as 126 × 64-Kbyte blocks, eight 8-Kbyte parameter blocks, and two 32-Kbyte overlay blocks |
| Max Clock Frequency | 104 MHz at 2.7V–3.6V supply - enables 416 MB/s effective read throughput in x4 SQI mode |
| Erase Performance | Sector/Block erase: 18 ms typical (25 ms max); chip erase: 35 ms typical (50 ms max) - reduces firmware update latency |
| Endurance & Retention | 100,000 program/erase cycles minimum; >100 years data retention - suitable for field-upgradable industrial controllers |
| Power Consumption | 15 mA active read current @ 104 MHz; 15 µA standby current - supports battery-backed IoT edge nodes |
| Security Features | 2-Kbyte OTP Security ID with factory-programmed 64-bit unique ID and user-programmable segment - enables secure boot authentication |
| Operating Temperature | −40°C to +85°C (Industrial grade) - validated for under-hood automotive ECUs and industrial PLCs |
Pinout & Package
Package: 8-contact WDFN (6 mm × 5 mm), RoHS-compliant, moisture sensitivity level (MSL) 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CE# | Chip Enable | Active-low enable signal; must remain low throughout command sequence - controls device selection on shared SPI bus |
| 2 SO/SIO1 | Serial Data Output / Quad I/O 1 | Default SPI output pin; reconfigured as bidirectional SIO1 in SQI mode after IOC=1 - enables full-duplex quad-data transfer |
| 3 WP#/SIO2 | Write Protect Input / Quad I/O 2 | Hardware write-protection control for Block Protection register when IOC=0 and WPEN=1 - prevents accidental configuration changes during power transients |
| 4 VSS | Ground | Reference return path for all digital and analog circuitry - requires low-impedance PCB plane connection |
| 5 VDD | Power Supply | 2.7V–3.6V single supply input - powers core logic, I/O buffers, and charge pumps for erase/program operations |
| 6 HOLD#/SIO3 | Hold Input / Quad I/O 3 | Pauses ongoing SPI transfers without resetting state; disabled in SQI mode - allows host CPU to service higher-priority interrupts mid-read |
| 7 SCK | Serial Clock | Edge-triggered timing reference; commands/data latched on rising edge, output shifted on falling edge - defines maximum interface speed and timing margins |
| 8 SI/SIO0 | Serial Data Input / Quad I/O 0 | Default SPI input pin; reconfigured as bidirectional SIO0 in SQI mode after IOC=1 - completes 4-bit parallel data path for burst reads |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O Interface (SQI) | Four multiplexed I/O lines (SIO[3:0]) deliver 4× bandwidth vs SPI at same clock rate - reduces firmware load time in resource-constrained MCUs |
| Write Suspend Capability | Program or erase operations can be suspended to access another sector - enables real-time logging while updating application code |
| Flexible Block Protection | Independent software lock-down of 64-Kbyte, 32-Kbyte, and 8-Kbyte blocks plus OTP nVWLDR bits - secures bootloader, calibration data, and user parameters separately |
| Burst Read Modes | Continuous linear and wrap-around bursts (8/16/32/64-byte) - optimizes sequential instruction fetch for XIP (execute-in-place) architectures |
| Security ID with OTP Segment | Factory-programmed 64-bit unique ID + 2-Kbyte user-programmable area locked via LSID command - supports cryptographic key binding and device identity attestation |
Applications
| Automotive Engine Control Unit (ECU) | Industrial Programmable Logic Controller (PLC) |
|---|---|
Use Scenario: Storing calibrated fuel-mapping tables and diagnostic firmware updated over CAN bus. IC Role / Device Role / Timing Role: Nonvolatile code and parameter storage with AEC-Q100 Grade 2 qualification and 104 MHz read speed for fast boot. Use Value: Enables deterministic <100 ms firmware validation and loading during cold start, meeting ISO 26262 ASIL-B timing constraints. | Use Scenario: Hosting ladder logic runtime and persistent I/O configuration in modular automation hardware. IC Role / Device Role / Timing Role: High-reliability data logger and application image store supporting field updates without downtime. Use Value: Write-suspend allows background firmware patching while maintaining real-time I/O scanning at 1 kHz cycle rates. |
| Medical Infusion Pump Controller | Smart Energy Meter Firmware Storage |
Use Scenario: Securing drug library definitions and audit logs with tamper-resistant storage. IC Role / Device Role / Timing Role: Secure, long-retention memory with OTP Security ID for regulatory traceability and anti-cloning. Use Value: Factory-programmed 64-bit ID binds firmware signature to hardware, satisfying FDA 21 CFR Part 11 electronic record requirements. | Use Scenario: Storing metrology firmware, tariff tables, and encrypted usage history in utility-grade meters. IC Role / Device Role / Timing Role: Low-power, high-endurance flash for daily firmware integrity checks and monthly data uploads. Use Value: 15 µA standby current extends battery life beyond 10 years; 100K-cycle endurance supports 20+ years of field deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q64JWSSIQ | 64 Mbit, 133 MHz max, 1.65V–3.6V supply, no SQI mode, supports DTR and QPI protocols | Lacks quad I/O burst acceleration and OTP Security ID; offers lower voltage operation | Select when ultra-low-voltage operation (<1.8V) is required and SQI bandwidth is not critical |
| Cypress S25FL164K0XMFI010 | 64 Mbit, 80 MHz max, 2.7V–3.6V, supports HyperBus interface but no SQI; includes ECC and sector lockdown | Higher reliability features (ECC) but slower interface; no factory-unique ID or user-programmable security space | Select for safety-critical systems requiring built-in error correction and where HyperBus MCU interface is already deployed |
Compared with W25Q64JWSSIQ and S25FL164K0XMFI010, SST26VF064BT-104V/SM delivers superior bandwidth via SQI protocol, integrated OTP-based device identity, and finer-grained 4-Kbyte sector erase - making it optimal for automotive and industrial designs demanding fast, secure, and field-upgradable firmware storage.
Availability
SST26VF064BT-104V/SM is available at Aetrix Electronics and suitable for automotive ECU firmware storage, industrial PLC code execution, medical device audit logging, smart meter firmware integrity, and secure boot applications requiring stable component supply across multi-year production cycles.
Supply support for SST26VF064BT-104V/SM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and Flash memory solutions, serving automotive, industrial, communications, and consumer markets with vertically integrated silicon and software platforms.
The SST26VF064B series is part of Microchip's Serial Quad I/O™ Flash family, engineered specifically for high-performance, low-pin-count code storage in space-constrained embedded systems requiring fast boot, secure firmware updates, and extended data retention.
FAQ
What is the default I/O configuration of SST26VF064BT-104V/SM at power-up?
The SST26VF064BT-104V/SM ships with the IOC (I/O Configuration) bit set to '1' at power-up, enabling SIO2 and SIO3 pins for Quad I/O operation and disabling WP# and HOLD# functionality. This differs from the SST26VF064B variant, which defaults to IOC=0. The IOC bit is stored in the Configuration register and remains persistent across power cycles unless rewritten.
Does SST26VF064BT-104V/SM support both SPI and SQI protocols simultaneously?
No - SST26VF064BT-104V/SM operates in either SPI mode (x1/x2) or SQI mode (x4), selected via the IOC bit. When IOC=0, only SI/SO and WP#/HOLD# are functional; when IOC=1, SIO[3:0] become active and WP#/HOLD# are disabled. Mode switching requires issuing the EQIO command and reconfiguring the host controller's peripheral settings.
How is hardware write protection implemented on SST26VF064BT-104V/SM?
Hardware write protection on SST26VF064BT-104V/SM is disabled by default because the IOC bit is '1', which deactivates the WP# pin. To enable it, the IOC bit must first be cleared to '0', then WPEN set to '1' in the Configuration register. Only then does a low WP# signal prevent writes to the Block Protection and Configuration registers - not the main memory array.
What is the purpose of the Security ID feature in SST26VF064BT-104V/SM?
The Security ID in SST26VF064BT-104V/SM provides a 2-Kbyte space containing a factory-programmed 64-bit unique identifier and a user-programmable segment. It supports secure boot verification and device authentication; once locked via the LSID command, the entire space becomes read-only and cannot be erased or rewritten - ensuring immutable device identity for regulatory compliance.
Can SST26VF064BT-104V/SM perform read operations during an erase or program operation?
Yes - SST26VF064BT-104V/SM supports write suspend, allowing the host to pause an ongoing erase or program operation and execute read commands from other memory regions. After the read completes, the suspended operation resumes automatically. This enables concurrent firmware execution and background updates without system interruption.
SST26VF064BT-104V/SM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- SST26 SQI®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 64Mbit
- Memory Organization:
- 8M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 1.5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIJ
SST26VF064BT-104V/SM FAQ
1.How can I place an order for SST26VF064BT-104V/SM through Aetrix?
Please submit a Request for Quotation (RFQ) for SST26VF064BT-104V/SM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SST26VF064BT-104V/SM reliable?
The price and inventory of SST26VF064BT-104V/SM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST26VF064BT-104V/SM is usually 5 days.
3.What payment methods are accepted for SST26VF064BT-104V/SM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST26VF064BT-104V/SM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SST26VF064BT-104V/SM?
SST26VF064BT-104V/SM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SST26VF064BT-104V/SM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SST26VF064BT-104V/SM?
For technical support, including SST26VF064BT-104V/SM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST26VF064BT-104V/SM requirements.
6.How does Aetrix verify that SST26VF064BT-104V/SM is sourced from the original manufacturer or authorized distributors?
All SST26VF064BT-104V/SM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST26VF064BT-104V/SM meets industry standards.
7.What is the process for return or replacement of SST26VF064BT-104V/SM?
All SST26VF064BT-104V/SM units undergo pre-shipment inspection (PSI). If there is an issue with SST26VF064BT-104V/SM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SST26VF064BT-104V/SM part is unused and in its original packaging.
Return procedure for SST26VF064BT-104V/SM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SST26VF064BT-104V/SM Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
