Microchip Technology SST26VF080AT-80E/SN
- Part No.:
- SST26VF080AT-80E/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SST26VF080AT-80E/SN.pdf
- Description:
- IC FLASH 8MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:5,940
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SST26VF080AT-80E/SN from Microchip Technology is an 8-Mbit Serial Quad I/O™ (SQI™) Flash memory IC supporting dual-voltage operation (2.3V–3.6V), 80 MHz max clock frequency in extended temperature range (–40°C to +125°C), uniform 4-Kbyte sectors, and hardware/software write protection - deployed in embedded boot code storage and firmware update applications.
For engineers reviewing the SST26VF080AT-80E/SN datasheet, SST26VF080AT-80E/SN pinout, SST26VF080AT-80E/SN application, or SST26VF080AT-80E/SN equivalent, key selection criteria include SQI/x4 interface support, AEC-Q100 qualification, 2-Kbyte OTP Security ID, 100,000-program/erase endurance, and WDFN-8 (6 mm × 5 mm) package compatibility with space-constrained automotive and industrial control designs.
Technical Context
The SST26VF080AT-80E/SN implements a six-wire, 4-bit multiplexed I/O interface (SIO[3:0]) compatible with both SPI Mode 0/3 and SQI protocols, enabling quad-data-rate transfers without additional pins. Its SuperFlash® split-gate CMOS technology delivers faster erase (20 ms sector, 40 ms chip) and lower active current (15 mA @ 80 MHz) versus conventional NOR Flash.
It supports flexible memory protection via STATUS register BP0–BP2 bits, volatile lock-down (LDPS command), and hardware WP# pin control (enabled when IOC=0 and WPEN=1). The RST#/HOLD#/SIO3 pin is configurable via RSTHLD bit for reset or hold function, and the device ships with factory-default block protection enabled (BP0–BP2 = 111).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 8 Mbit (1 Mbyte), organized as 256 uniform 4-Kbyte sectors |
| Interface Protocol | Serial Quad I/O™ (SQI) and SPI x1/x2/x4; backward-compatible with standard SPI commands |
| Max Clock Frequency | 80 MHz (2.3V–3.6V, Extended temp –40°C to +125°C) |
| Endurance & Retention | 100,000 program/erase cycles; >100 years data retention at 85°C |
| Power Supply | Single 2.3V–3.6V supply; no VCC/VIO separation required |
| Write Protection | Software (BP0–BP2 bits), hardware (WP# pin), and volatile lock-down (LDPS command) |
| Security Feature | 2-Kbyte OTP Security ID: 128-bit factory-unique ID + user-programmable area |
| Qualification | AEC-Q100 Grade 1 qualified (–40°C to +125°C), RoHS compliant |
Pinout & Package
Package: 8-contact WDFN (6 mm × 5 mm, 0.5 mm pitch), moisture sensitivity level (MSL) 3, lead-free and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CE# | Chip Enable | Active-low enable for all serial operations; must remain low during command/data sequences |
| SO/SIO1 | Serial Output / Quad I/O 1 | Default SPI output (SO); becomes SIO1 in SQI mode; sampled on SCK rising edge |
| WP#/SIO2 | Write Protect / Quad I/O 2 | Hardware write-protection control in SPI modes; becomes SIO2 in SQI mode when IOC=1 |
| VSS | Ground | Reference ground for all internal circuitry and I/O buffers |
| VDD | Power Supply | 2.3V–3.6V single supply input; powers core, I/O, and charge pump |
| RESET#/HOLD#/SIO3 | Reset/Hold Select / Quad I/O 3 | Configurable via RSTHLD bit: RESET# (RSTHLD=1) or HOLD# (RSTHLD=0); becomes SIO3 in SQI mode |
| SCK | Serial Clock | Timing reference; data latched on rising edge, output shifted on falling edge |
| SI/SIO0 | Serial Input / Quad I/O 0 | Default SPI input (SI); becomes SIO0 in SQI mode; sampled on SCK rising edge |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O Interface | Enables 4× throughput vs. standard SPI at same clock frequency using shared SIO[3:0] pins |
| Write-Suspend Capability | Allows interruption of active program/erase to service higher-priority read requests without data loss |
| Burst Read Modes | Supports continuous linear burst and wrap-around bursts (8/16/32/64-byte) for efficient firmware streaming |
| SuperFlash® Technology | Reduces total energy per program/erase cycle via lower current draw and shorter erase time vs. conventional NOR |
| OTP Security ID | Provides tamper-resistant device identity: factory-unique 128-bit ID + customer-programmable 2-Kbyte segment |
| Flexible Erase Granularity | Uniform 4-Kbyte sectors, 32-Kbyte blocks, and 64-Kbyte blocks enable optimized firmware partitioning |
Applications
| Automotive Instrument Cluster | Industrial PLC Firmware Storage |
|---|---|
Use Scenario: Storing calibrated gauge graphics, driver-assist logic, and over-the-air (OTA) update images in dashboard ECUs. IC Role / Device Role / Timing Role: Nonvolatile boot code and parameter storage with AEC-Q100 compliance and 125°C extended temperature support. Use Value: Enables secure, field-upgradable firmware with 100,000-cycle endurance and 2-Kbyte OTP ID for anti-cloning. | Use Scenario: Holding real-time control firmware, configuration tables, and safety-critical diagnostics in programmable logic controllers. IC Role / Device Role / Timing Role: High-reliability code storage interfacing with ARM Cortex-M7 microcontrollers via SQI bus. Use Value: Delivers 80 MHz burst reads and write-suspend for deterministic response during runtime updates. |
| Medical Infusion Pump Bootloader | Smart Energy Meter Calibration Data |
Use Scenario: Storing certified bootloader, regulatory-compliant application binaries, and audit logs in Class II medical devices. IC Role / Device Role / Timing Role: Secure, long-retention storage with hardware write protection and factory-unique Security ID for traceability. Use Value: Meets IEC 62304 requirements via >100-year data retention and 100,000-cycle endurance for firmware revisions. | Use Scenario: Archiving metrology calibration coefficients, tariff schedules, and firmware patches in ANSI C12.22-compliant meters. IC Role / Device Role / Timing Role: Low-power, high-endurance nonvolatile memory interfaced via SPI/x4 to TI MSP430 or ST STM32L4 MCUs. Use Value: Achieves <15 µA standby current and 20 ms sector erase for rapid field recalibration without system downtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q80DVSSIG | 8-Mbit SPI-only (no SQI), 104 MHz max, SOIC-8 only, no OTP Security ID | Lacks quad I/O speed boost and AEC-Q100 qualification; suitable for cost-sensitive consumer designs | Select when SQI bandwidth and automotive qualification are unnecessary and SOIC-8 footprint is preferred. |
| Cypress S25FL008K0XMFI011 | 8-Mbit HyperFlash-compatible, 133 MHz DDR, 16-pin SOIC/WSON, no built-in Security ID | Higher-speed DDR interface but larger package and no OTP ID; requires different controller support | Choose for systems needing >80 MHz throughput and DDR timing margins, accepting larger footprint and no security ID. |
Compared with W25Q80DVSSIG and S25FL008K0XMFI011, the SST26VF080AT-80E/SN uniquely combines AEC-Q100 qualification, SQI/x4 interface, 2-Kbyte OTP Security ID, and WDFN-8 packaging - making it optimal for space-constrained, security-aware automotive and industrial firmware storage where pin count and trust anchor capability are critical.
Availability
SST26VF080AT-80E/SN is available at Aetrix Electronics and suitable for automotive instrument clusters, industrial PLCs, medical infusion pumps, and smart energy meters requiring stable component supply across extended temperature and long product lifecycles.
Supply support for SST26VF080AT-80E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and memory solutions for embedded, automotive, and industrial markets.
The SST26VF080AT-80E/SN belongs to Microchip's Serial Quad I/O™ Flash family, designed specifically for high-reliability, low-pin-count firmware storage in automotive and industrial systems demanding AEC-Q100 compliance and secure device identity.
FAQ
What is the operating voltage range for SST26VF080AT-80E/SN?
The SST26VF080AT-80E/SN operates from a single 2.3V to 3.6V supply. This dual-voltage capability enables direct integration with both 2.5V and 3.3V system rails without level-shifting. The 80 MHz maximum clock frequency is specified across the full 2.3V–3.6V range under extended temperature conditions (–40°C to +125°C), ensuring consistent performance in automotive and industrial environments where rail voltage may vary.
Does SST26VF080AT-80E/SN support both SPI and SQI protocols?
Yes, the SST26VF080AT-80E/SN supports full backward compatibility with standard SPI (x1/x2 modes) and native Serial Quad I/O™ (SQI) protocol (x4 mode). After power-on reset, it defaults to SPI mode; the EQIO command (0x38) configures SIO[3:0] for quad I/O operation. Both Mode 0 and Mode 3 clock polarity/phasing are supported, and SQI quadruples effective data throughput at identical clock frequencies by using four bidirectional data lines.
What is the purpose of the Security ID feature in SST26VF080AT-80E/SN?
The SST26VF080AT-80E/SN includes a 2-Kbyte One-Time-Programmable (OTP) Security ID with two segments: a factory-programmed 128-bit unique identifier (immutable) and a user-programmable area. This enables device authentication, firmware binding, and anti-counterfeiting. The LSID command permanently locks the entire Security ID space, and neither segment can be erased - providing a hardware-rooted trust anchor essential for automotive and medical applications requiring traceability and secure boot.
How does write protection work on SST26VF080AT-80E/SN?
SST26VF080AT-80E/SN implements three-tiered write protection: (1) software-based via BP0–BP2 bits in the STATUS register to protect memory regions; (2) hardware-based using the WP# pin (enabled when IOC=0 and WPEN=1); and (3) volatile lock-down via LDPS command to prevent BP-bit modification. By default, BP0–BP2=111 protects the entire array after power-up. The BPL bit (bit 7) controls whether BP bits are writable, and WP# pin state determines if BPL can be altered - offering granular, layered security for firmware integrity.
Is SST26VF080AT-80E/SN qualified for automotive applications?
Yes, the SST26VF080AT-80E/SN is AEC-Q100 qualified (Grade 1) for operation from –40°C to +125°C ambient temperature. It meets stringent automotive reliability standards including HTOL, ESD, and thermal cycling. Its SuperFlash® technology ensures >100-year data retention at 125°C and 100,000 program/erase cycles - validated for use in engine control units, ADAS modules, and infotainment systems where long-term firmware integrity and environmental robustness are mandatory. The WDFN-8 package supports automated optical inspection (AOI) and reflow compatibility for automotive PCB assembly.
SST26VF080AT-80E/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- SST26 SQI®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 8Mbit
- Memory Organization:
- 1M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 80 MHz
- Write Cycle Time - Word, Page:
- 1.5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
SST26VF080AT-80E/SN FAQ
1.How can I place an order for SST26VF080AT-80E/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for SST26VF080AT-80E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SST26VF080AT-80E/SN reliable?
The price and inventory of SST26VF080AT-80E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SST26VF080AT-80E/SN is usually 5 days.
3.What payment methods are accepted for SST26VF080AT-80E/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SST26VF080AT-80E/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SST26VF080AT-80E/SN?
SST26VF080AT-80E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SST26VF080AT-80E/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SST26VF080AT-80E/SN?
For technical support, including SST26VF080AT-80E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SST26VF080AT-80E/SN requirements.
6.How does Aetrix verify that SST26VF080AT-80E/SN is sourced from the original manufacturer or authorized distributors?
All SST26VF080AT-80E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SST26VF080AT-80E/SN meets industry standards.
7.What is the process for return or replacement of SST26VF080AT-80E/SN?
All SST26VF080AT-80E/SN units undergo pre-shipment inspection (PSI). If there is an issue with SST26VF080AT-80E/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SST26VF080AT-80E/SN part is unused and in its original packaging.
Return procedure for SST26VF080AT-80E/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SST26VF080AT-80E/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
