STMicroelectronics ST2329AQTR
- Part No.:
- ST2329AQTR
- Manufacturer:
- STMicroelectronics
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
ST2329AQTR.pdf
- Description:
- IC TRNSLTR BIDIRECTIONAL 10QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,361
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST2329AQTR from STMicroelectronics is a 2-bit bidirectional dual-supply level translator without direction control pin, supporting VL from 1.65 V to 3.6 V and VCC from 1.8 V to 5.5 V, with up to 18 Mbps data rate (totem pole drive), 5.5 V-tolerant OE pin, and high-impedance power-down mode when either supply is off. It enables I²C and UART signal translation between low-voltage ASICs/PLDs and higher-voltage systems.
For engineers reviewing the ST2329AQTR datasheet, ST2329AQTR pinout, ST2329AQTR application, or ST2329AQTR equivalent, key selection factors include bidirectional operation without direction pin, open-drain/totem-pole driver compatibility, guaranteed propagation delays under multiple voltage combinations, and QFN10 package footprint constraints for space-constrained mobile designs.
Technical Context
The ST2329A uses transmission-gate-based architecture to enable true bidirectional level shifting without external direction control logic. Its internal one-shot circuit activates only during output transitions, minimizing shoot-through current and enabling stable operation across wide VL/VCC combinations.
It supports two independent bidirectional channels (I/OVL1↔I/OVCC1 and I/OVL2↔I/OVCC2), each with identical electrical characteristics. The OE pin (5.5 V tolerant, referenced to VL) controls global tri-state behavior: low disables all I/Os into high-impedance, while high enables translation in both directions simultaneously.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate (totem pole) | 18 Mbps max - supports high-speed UART and SPI-level interfaces with 10 kΩ pull-ups |
| Data rate (open drain) | 6.8 Mbps max - compatible with standard I²C bus timing at 400 kHz and fast-mode plus |
| VL supply range | 1.65 V to 3.6 V - interfaces directly with 1.8 V, 2.5 V, and 3.3 V logic domains |
| VCC supply range | 1.8 V to 5.5 V - bridges to 3.3 V, 5 V microcontrollers and peripherals |
| Quiescent current | Max 4 µA - enables always-on level translation in battery-powered mobile devices |
| Propagation delay (tPHL) | As low as 2.0 ns (I/OVCC→I/OVL) - preserves signal integrity in timing-critical applications |
| ESD rating | ±2 kV HBM - meets industrial handling requirements without additional protection circuitry |
Pinout & Package
ST2329AQTR is housed in a 10-pin QFN package (1.8 mm × 1.4 mm, 0.4 mm pitch, 0.5 mm height) with wettable flanks and exposed thermal pad. Pin 6 is GND; pins 4 and 5 are no-connect (NC); pin 9 is VCC; pin 10 is VL.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | I/OVL1, I/OVL2 | Bidirectional I/O referenced to VL - connect to low-voltage side (e.g., 1.8 V MCU I²C lines) |
| 3 | OE | Active-low enable - 5.5 V tolerant, VL-referenced; drives all I/Os to high-Z when low |
| 4, 5 | NC | No internal connection - must be left floating or grounded per layout best practice |
| 6 | GND | Ground reference for both VL and VCC supplies - requires low-inductance connection to PCB ground plane |
| 7, 8 | I/OVCC2, I/OVCC1 | Bidirectional I/O referenced to VCC - connect to high-voltage side (e.g., 5 V sensor interface) |
| 9 | VCC | High-side supply - powers internal circuitry and defines VCC-side logic thresholds |
| 10 | VL | Low-side supply - sets VL-side logic thresholds and bias for transmission gates |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional translation without direction pin | Eliminates need for GPIO-controlled direction signals - reduces MCU pin count and firmware complexity in multi-protocol systems |
| Power-down mode | Zero current draw from VL when VCC = 0 V and OE = low - prevents back-powering of low-voltage rails during system sleep |
| Driver agnostic input | Accepts both totem-pole and open-drain drivers - interoperable with I²C, SMBus, and general-purpose GPIOs without external logic |
| Wide voltage tracking | Supports any VL/VCC pair where VCC > VL and both within spec - simplifies BOM consolidation across 1.8/3.3 V and 2.5/5 V subsystems |
| Small QFN10 footprint | 1.8 mm × 1.4 mm area - fits in tight spaces on smartphone PMIC boards and wearable sensor modules |
Applications
| I²C Bus Translation | UART Interface Bridging |
|---|---|
Use Scenario: Connecting a 1.8 V application processor's I²C controller to a 3.3 V temperature sensor in a mobile phone. IC Role / Device Role / Timing Role: Bidirectional level shifter maintaining I²C protocol timing (rise/fall time, hold time) across voltage domains without clock stretching or arbitration loss. Use Value: Enables direct interoperation without external pull-up resistors on both sides or software workarounds - reduces bill-of-materials and layout area by 30% vs discrete FET solutions. | Use Scenario: Interfacing a 2.5 V Bluetooth SoC UART TX/RX to a 5 V industrial modem in a portable diagnostic tool. IC Role / Device Role / Timing Role: Asymmetric voltage translator preserving UART start/stop bit timing and noise margin at 921.6 kbps baud rate. Use Value: Guarantees tPHL ≤ 9.5 ns and tPLH ≤ 2.6 ns across full VL/VCC operating range - eliminates framing errors in field-deployed equipment. |
| Low-Power Sensor Hub Interface | Multi-Rail FPGA I/O Bridging |
Use Scenario: Level-shifting accelerometer and gyroscope I²C outputs (1.8 V) to a 3.3 V sensor hub MCU in an always-on wearable device. IC Role / Device Role / Timing Role: Low-quiescent-current (4 µA max) translator that remains active during MCU deep-sleep modes while retaining I²C addressability. Use Value: Reduces system standby current by 12 µA per channel vs discrete MOSFET translators - extends battery life by >15% in 7-day monitoring cycles. | Use Scenario: Translating configuration I/O between a 1.2 V FPGA bank and 3.3 V legacy peripheral in an industrial PLC module. IC Role / Device Role / Timing Role: Dual-channel translator providing isolated voltage domain separation for JTAG, SPI, and GPIO signals without cross-rail leakage. Use Value: Supports simultaneous 1.2 V → 3.3 V and 3.3 V → 1.2 V translation on separate channels - avoids timing skew and ground bounce in mixed-voltage FPGA designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0102DCUR | Auto-direction sensing; lower max data rate (60 Mbps theoretical but limited by RC time constant); requires external pull-ups on both sides | Designed for I²C/SMBus only; lacks OE pin for global disable; no power-down mode when VCC off | Prefer TXS0102DCUR only if automatic direction detection is required and OE control is unnecessary |
| SN74AVC2T244RSWR | Direction-controlled (2-pin DIR); higher drive strength (24 mA); supports 1.2–3.6 V only; no VCC > VL flexibility | Unidirectional per channel; requires GPIO resources for direction management; not suitable for true bidirectional buses like I²C | Choose SN74AVC2T244RSWR only for unidirectional high-drive applications where direction is static or software-managed |
Compared with TXS0102DCUR and SN74AVC2T244RSWR, ST2329AQTR uniquely delivers pin-controlled bidirectionality, guaranteed power-down behavior with zero VL current when VCC is absent, and flexible VL/VCC pairing - making it optimal for battery-sensitive, multi-protocol, and mixed-rail embedded systems where reliability and design simplicity are critical.
Availability
ST2329AQTR is available at Aetrix Electronics and suitable for mobile phone design, I²C sensor interfacing, and UART bridging applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant QFN packaging.
Supply support for ST2329AQTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and consumer ICs with strong analog and power portfolio depth.
The ST2329A belongs to ST's level translation product line, engineered specifically for low-voltage, low-power, and space-constrained applications in mobile, wearables, and IoT edge nodes where bidirectional signal integrity and supply flexibility are essential.
FAQ
What is the maximum allowed voltage difference between VL and VCC?
The datasheet specifies VCC must be greater than VL, with absolute maximum ratings of VL ≤ 4.6 V and VCC ≤ 6.5 V. However, recommended operation requires VCC > VL, and the widest supported gap is 5.5 V – 1.65 V = 3.85 V. Operation outside the recommended VL/VCC ranges may cause undefined logic thresholds or increased propagation delay variation.
Can ST2329AQTR translate between 1.2 V and 3.3 V logic levels?
No - VL minimum is 1.65 V per specification. Attempting 1.2 V on VL violates the recommended operating condition and risks failure to recognize high-level inputs (VIHL min = 1.4 V at VL = 1.65 V). For 1.2 V interfaces, consider ST2329B or TXB0102 variants explicitly rated down to 1.2 V.
Is the OE pin truly 5.5 V tolerant when VL is 1.8 V?
Yes - the datasheet states VOE (DC control input voltage) absolute maximum is −0.3 V to +6.5 V, and VIH-OE is guaranteed ≥ 1.0 V at VL = 1.65 V. With VL = 1.8 V, OE accepts 0–3.6 V logic-high, and applying 5 V to OE while VL = 1.8 V falls within safe absolute maximum limits and does not damage the pin.
Does ST2329AQTR require external pull-up resistors on both sides?
Yes - the device has no internal pull-ups. External pull-up resistors are mandatory on both I/OVL and I/OVCC lines to establish valid logic-high states. Recommended values are 4.7 kΩ (for open-drain drive) or 10 kΩ (for totem-pole drive), sized to meet target rise time and driver sink capability per Section 3.1 of the datasheet.
ST2329AQTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 2
- Voltage - VCCA:
- 1.65 V ~ 3.6 V
- Voltage - VCCB:
- 1.8 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Tri-State
- Data Rate:
- 18Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Auto-Direction Sensing, Power-Off Protection
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-UFQFN
ST2329AQTR FAQ
1.How can I place an order for ST2329AQTR through Aetrix?
Please submit a Request for Quotation (RFQ) for ST2329AQTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST2329AQTR reliable?
The price and inventory of ST2329AQTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST2329AQTR is usually 5 days.
3.What payment methods are accepted for ST2329AQTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST2329AQTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST2329AQTR?
ST2329AQTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST2329AQTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST2329AQTR?
For technical support, including ST2329AQTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST2329AQTR requirements.
6.How does Aetrix verify that ST2329AQTR is sourced from the original manufacturer or authorized distributors?
All ST2329AQTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST2329AQTR meets industry standards.
7.What is the process for return or replacement of ST2329AQTR?
All ST2329AQTR units undergo pre-shipment inspection (PSI). If there is an issue with ST2329AQTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST2329AQTR part is unused and in its original packaging.
Return procedure for ST2329AQTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST2329AQTR Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

