STMicroelectronics ST2329BQTR
- Part No.:
- ST2329BQTR
- Manufacturer:
- STMicroelectronics
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
ST2329BQTR.pdf
- Description:
- IC TRANSLTR BIDIRECTIONAL 8QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,757
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST2329BQTR from STMicroelectronics is a 2-bit dual-supply bidirectional level translator with open-drain outputs and no direction control pin, supporting VL from 1.65 V to 3.6 V and VCC up to 5.5 V. It delivers up to 18 Mbps data rate with totem-pole drivers and enables I²C/UART voltage translation between low-voltage ASICs (e.g., 1.8 V) and higher-voltage peripherals (e.g., 5 V) in mobile and embedded systems.
For engineers reviewing the ST2329BQTR datasheet, ST2329BQTR pinout, ST2329BQTR application, or ST2329BQTR equivalent, key selection criteria include bi-directional operation without direction pin, power-down mode behavior when either supply is off, open-drain output compatibility with pull-up networks, and QFN8 package suitability for space-constrained PCB layouts.
Technical Context
The ST2329BQTR uses a transmission-gate-based architecture enabling true bidirectional level shifting across two independent channels, eliminating need for external direction control logic. Its OE pin provides 5.5 V-tolerant enable/disable functionality, and internal high-impedance state activation on power-off ensures bus isolation when VCC or VL is unpowered.
It supports both open-drain and totem-pole input drivers, with distinct AC performance profiles: max 6.8 Mbps with open-drain inputs (due to RC-limited rise time), and up to 18 Mbps with totem-pole inputs. Propagation delays are asymmetric-tPHL exceeds tPLH by up to 28 ns depending on voltage combination-reflecting inherent NMOS pull-down dominance in its open-drain output stage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate (totem pole) | Up to 18 Mbps - supports high-speed UART and SPI interface bridging between 1.8 V and 5 V domains |
| Data rate (open drain) | Up to 6.8 Mbps - matches standard I²C Fast-mode (400 kHz) and SMBus timing with margin |
| VL supply range | 1.65 V to 3.6 V - interfaces directly with 1.8 V, 2.5 V, and 3.3 V logic families |
| VCC supply range | VL to 5.5 V - enables translation to legacy 5 V microcontrollers and peripherals |
| Quiescent current | Max 4 µA - enables always-on level translation in battery-powered mobile devices |
| ESD rating | ±2 kV HBM - meets basic I/O robustness requirements for handheld consumer electronics |
| Package | QFN8 (1.4 × 1.2 × 0.55 mm, 0.4 mm pitch) - surface-mount footprint compatible with automated assembly and thermal relief pads |
Pinout & Package
ST2329BQTR is housed in an 8-pin QFN package (1.4 mm × 1.2 mm × 0.55 mm, 0.4 mm pitch) with exposed thermal pad. Pin 1 is marked by a dot; the package is RoHS-compliant and ECOPACK® certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VL) | Low-side supply rail | Sets logic threshold for I/OVL pins; must be ≥1.65 V and ≤3.6 V |
| 2 (I/OVL1) | Bidirectional I/O (low-voltage side) | Connects to 1.65–3.6 V domain; internally open-drain, requires external pull-up |
| 3 (I/OVL2) | Bidirectional I/O (low-voltage side) | Second channel identical to I/OVL1; electrically isolated but shares VL and GND |
| 4 (GND) | Ground reference | Common return path for both supply rails; must be low-impedance for noise immunity |
| 5 (OE) | Output enable control | Active-low; 5.5 V tolerant; drives all I/Os into high-impedance when LOW |
| 6 (I/OVCC2) | Bidirectional I/O (high-voltage side) | Connects to VL–5.5 V domain; open-drain output referenced to VCC |
| 7 (I/OVCC1) | Bidirectional I/O (high-voltage side) | Second high-side channel; mirrors I/OVCC2 behavior and timing |
| 8 (VCC) | High-side supply rail | Sets logic threshold for I/OVCC pins; must be ≥VL and ≤5.5 V |
Key Features
| Feature | Design Value |
|---|---|
| No direction control pin | Enables automatic bidirectional signal flow on each channel-reduces GPIO count and simplifies firmware for I²C/SMBus bridges |
| Power-down mode | When either VL or VCC is OFF and OE = LOW, all I/Os enter high-Z-prevents back-powering and bus contention in partial-power-down systems |
| 5.5 V-tolerant OE pin | Allows direct connection to 5 V microcontroller GPIO without level-shifting circuitry-reduces BOM and layout complexity |
| Open-drain outputs | Supports wired-AND bus topologies (e.g., I²C) and eliminates shoot-through risk during voltage domain crossing |
| Low quiescent current | Typical IQVL = 0.01 µA and IQVCC = 3 µA - extends battery life in always-on sensor nodes and wearable devices |
Applications
| I²C Bus Translation | UART Interface Bridging |
|---|---|
Use Scenario: Interfacing a 1.8 V SoC master with a 3.3 V EEPROM over I²C bus in a smartphone application. IC Role / Device Role / Timing Role: Bidirectional level translator on SDA/SCL lines; maintains I²C timing compliance (rise/fall times < 1 µs at 400 kHz) without external direction logic. Use Value: Eliminates need for discrete MOSFET translators or dedicated I²C repeaters-reduces component count and board area by >50% versus discrete solutions. | Use Scenario: Connecting a 2.5 V Bluetooth module's UART TX/RX to a 5 V industrial MCU in a portable diagnostic tool. IC Role / Device Role / Timing Role: Dual-channel voltage translator handling full-duplex asynchronous serial signals; supports 3 Mbps UART with <10 ns propagation skew between channels. Use Value: Enables direct logic-level compatibility without signal inversion or timing recalibration-reduces firmware integration effort and validation cycle time. |
| Mobile Baseband-to-PMIC Interface | Low-Power Sensor Hub Translation |
Use Scenario: Level-shifting control signals (e.g., RESET, INT) between a 1.2 V application processor and a 3.3 V power management IC in a tablet design. IC Role / Device Role / Timing Role: Translates push-pull and open-drain control signals bidirectionally; OE pin synchronized to PMIC enable sequence for glitch-free power sequencing. Use Value: Guarantees safe power-up/down sequencing and prevents latch-up during voltage ramp transitions-improves system reliability and reduces field failure rate. | Use Scenario: Interfacing multiple 1.8 V environmental sensors (accelerometer, humidity) to a 3.3 V host MCU in a battery-powered IoT node. IC Role / Device Role / Timing Role: Provides always-on, ultra-low-current level translation (IQ < 4 µA total) with automatic bus release during sleep mode. Use Value: Extends coin-cell battery life beyond 2 years in deep-sleep monitoring applications-meets stringent energy budget targets for maintenance-free deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0102DCUR | 2-bit auto-direction sensing; no OE pin; lower max VCC (5.5 V same); higher ICC (max 10 µA) | Requires no OE control signal; better suited for fully autonomous I²C buses where direction is inferred | Select when firmware cannot manage OE timing or when minimizing control lines is critical |
| PCA9306DCUR | 2-bit; no OE; supports 1.2 V to 3.3 V only on low side; max data rate 2 Mbps (I²C standard-mode) | Limited to sub-3.3 V low-side domains; lacks power-down mode and 5 V tolerance | Select for cost-sensitive, low-speed I²C-only applications with strict 1.2–3.3 V constraints |
Compared with TXS0102DCUR and PCA9306DCUR, ST2329BQTR uniquely combines 5.5 V-tolerant OE control, full 1.65–3.6 V VL flexibility, and 18 Mbps capability-making it optimal for mixed-voltage UART/I²C systems requiring deterministic enable sequencing and high-speed interoperability.
Availability
ST2329BQTR is available at Aetrix Electronics and suitable for mobile phone interfaces, I²C sensor subsystems, and UART bridge circuits requiring stable component supply across extended temperature ranges (−40 °C to +85 °C).
Supply support for ST2329BQTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.
The ST2329BQTR belongs to ST's level translation portfolio targeting low-power, space-constrained portable electronics-designed specifically to simplify multi-rail interconnect in battery-operated devices with aggressive size and energy budgets.
FAQ
Can ST2329BQTR translate between 1.2 V and 5 V logic domains?
No. The ST2329BQTR specifies a minimum VL of 1.65 V per datasheet Table 5. Attempting operation below 1.65 V risks violating VIHL/VILL thresholds and may cause unreliable logic detection or increased static current. For 1.2 V interfaces, consider ST's ST6G3238 or TI's TXS02612.
Is an external pull-up resistor required on both sides of the ST2329BQTR?
Yes. Because ST2329BQTR has open-drain outputs, external pull-up resistors are mandatory on all I/OVL and I/OVCC pins to establish HIGH logic states. Values must be selected per driver sink capability and desired rise time-e.g., 4.7 kΩ for I²C Fast-mode, 10 kΩ for UART at 3 Mbps.
What happens to the I/Os when VCC is powered but VL is disconnected?
When VL is floating or grounded while VCC is active and OE = HIGH, the I/OVL pins enter undefined behavior per datasheet Section 4.3. To ensure safe high-impedance state under partial power loss, OE must be held LOW whenever either supply is absent-this activates the power-down mode and isolates all I/Os.
Does ST2329BQTR support hot-swap or live-insertion scenarios?
Yes-when OE is held LOW during insertion, all I/Os remain in high-impedance regardless of supply ramp order. The device's power-down mode (activated by OE = LOW + missing VL or VCC) prevents back-driving or bus contention, satisfying IEC 61000-4-2 Class B ESD immunity requirements for hot-plug interfaces.
ST2329BQTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 2
- Voltage - VCCA:
- 1.65 V ~ 3.6 V
- Voltage - VCCB:
- 1.8 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Tri-State
- Data Rate:
- 18Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UFQFN
ST2329BQTR FAQ
1.How can I place an order for ST2329BQTR through Aetrix?
Please submit a Request for Quotation (RFQ) for ST2329BQTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST2329BQTR reliable?
The price and inventory of ST2329BQTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST2329BQTR is usually 5 days.
3.What payment methods are accepted for ST2329BQTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST2329BQTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST2329BQTR?
ST2329BQTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST2329BQTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST2329BQTR?
For technical support, including ST2329BQTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST2329BQTR requirements.
6.How does Aetrix verify that ST2329BQTR is sourced from the original manufacturer or authorized distributors?
All ST2329BQTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST2329BQTR meets industry standards.
7.What is the process for return or replacement of ST2329BQTR?
All ST2329BQTR units undergo pre-shipment inspection (PSI). If there is an issue with ST2329BQTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST2329BQTR part is unused and in its original packaging.
Return procedure for ST2329BQTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST2329BQTR Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)