My Inquiry
My Account
STMicroelectronics ST2329IQTR
- Part No.:
- ST2329IQTR
- Manufacturer:
- STMicroelectronics
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
ST2329IQTR.pdf
- Description:
- IC TRANSLTR BIDIRECTIONAL 10QFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,855
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST2329IQTR from STMicroelectronics is a 2-bit dual-supply bidirectional level translator with auto-direction detection, integrated 10 kΩ pull-ups on both VL and VCC sides, 18 Mbps max data rate (totem pole drive), 5.5 V-tolerant OE pin, and QFN10 (1.8 × 1.4 mm) package. It enables voltage translation between 1.65–3.6 V (VL) and 1.8–5.5 V (VCC) domains in I²C and UART interfaces of mobile and low-voltage embedded systems.
For engineers reviewing the ST2329IQTR datasheet, ST2329IQTR pinout, ST2329IQTR application, or ST2329IQTR equivalent, this device supports high-speed bidirectional translation without direction control, features power-down mode with high-impedance I/Os when either supply is off, and delivers verified DC/AC performance across –40 °C to +85 °C with integrated pull-up resistors eliminating external components.
Technical Context
The ST2329IQTR uses a transmission-gate-based architecture enabling true bidirectional level shifting without direction pins. Its auto-direction sensing relies on internal weak pull-ups and dynamic gate control, allowing seamless signal flow in either direction based on relative voltage transitions at I/OVL and I/OVCC terminals.
It supports two distinct driver types: totem-pole (up to 18 Mbps) and open-drain (up to 6.8 Mbps), with propagation delays as low as 2 ns (tPLH) under optimal VCC/VL combinations. The OE pin operates referenced to VL and tolerates up to 5.5 V, enabling direct interfacing with higher-voltage controllers while maintaining low quiescent current (≤4 µA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply range VL | 1.65 V to 3.6 V - sets low-side logic threshold; compatible with 1.8 V, 2.5 V, and 3.3 V ASIC/PLD I/Os. |
| Supply range VCC | 1.80 V to 5.5 V - supports interface to 3.3 V, 5 V microcontrollers and peripherals; must exceed VL. |
| Max data rate | 18 Mbps (totem pole) - enables high-speed UART and SPI-level translation; limited by rise/fall time and load capacitance. |
| Integrated pull-up | 10 kΩ on both I/OVL and I/OVCC - eliminates need for external resistors in most I²C and low-speed applications. |
| Quiescent current | Max 4 µA - ensures minimal power draw in battery-powered mobile devices during active translation. |
| ESD rating | ±2 kV HBM - provides robustness against handling-induced electrostatic discharge in assembly and field use. |
| OE pin tolerance | 5.5 V tolerant - allows direct connection to 5 V enable signals without level-shifting circuitry. |
Pinout & Package
ST2329IQTR is housed in a QFN10 package (1.8 mm × 1.4 mm × 0.5 mm, 0.4 mm pitch) with wettable flanks and exposed thermal pad. Pin 1 is marked by a dot; the package is RoHS-compliant and ECOPACK®-certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 (I/OVL1, I/OVL2) | Low-voltage bidirectional I/O | Connects to 1.65–3.6 V domain; auto-senses direction; driven by or drives VL-referenced logic. |
| 3 (OE) | Output enable input | Active-low; referenced to VL; 5.5 V tolerant; places all I/Os in high-impedance when LOW. |
| 4, 5 (NC) | No connect | Not bonded; must be left unconnected; no internal connection or function. |
| 6 (GND) | Ground reference | Common return path for both VL and VCC supplies; connects to PCB ground plane. |
| 7, 8 (I/OVCC2, I/OVCC1) | High-voltage bidirectional I/O | Connects to 1.8–5.5 V domain; complements I/OVL pins; shares same auto-direction logic. |
| 9 (VCC) | High-side supply | Provides power for VCC-side logic and output drivers; must be ≥ VL and ≤ 5.5 V. |
| 10 (VL) | Low-side supply | Sets VL-side logic thresholds and powers internal pull-ups; defines minimum input voltage levels. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional auto-direction | Eliminates direction-control pin and associated GPIO overhead; reduces PCB routing complexity and firmware dependencies. |
| Integrated 10 kΩ pull-ups | Reduces BOM count and board area for I²C bus termination; avoids external resistor placement and layout sensitivity. |
| Power-down mode | When OE = LOW or either VL/VCC is off, all I/Os enter high-impedance state - prevents back-powering and leakage in partial-power-down systems. |
| Wide dual-supply flexibility | Supports mixed-voltage system integration (e.g., 1.8 V FPGA ↔ 5 V MCU) without custom biasing or discrete FET translators. |
| Open-drain/totem-pole compatibility | Accepts both driver types - simplifies reuse across legacy (open-drain I²C) and modern (push-pull UART) interface designs. |
Applications
| I²C Bus Translation | UART Interface Bridging |
|---|---|
Use Scenario: Interfacing a 1.8 V sensor hub with a 3.3 V application processor over standard I²C bus. IC Role / Device Role: Bidirectional level shifter on SDA/SCL lines, using internal 10 kΩ pull-ups to meet I²C rise-time requirements. Use Value: Eliminates external pull-ups and direction logic; maintains 400 kHz I²C timing integrity with <2 ns propagation delay asymmetry. | Use Scenario: Connecting a 2.5 V Bluetooth module's UART TX/RX to a 5 V industrial controller. IC Role / Device Role: Voltage-domain translator enabling full-duplex UART communication without handshaking or protocol modification. Use Value: Supports 18 Mbps operation with totem-pole drivers; ensures reliable start/stop bit recognition across voltage domains. |
| Mobile Baseband-to-AP Interface | Low-Power Wearable Subsystem |
Use Scenario: Level translation between 1.65 V baseband processor and 3.3 V application processor in smartphone PMIC domain. IC Role / Device Role: Dual-channel translator for control/status signals (e.g., RESET#, IRQ) with simultaneous VL/VCC domain isolation. Use Value: Quiescent current ≤4 µA extends battery life; OE pin enables coordinated power gating during sleep modes. | Use Scenario: Interfacing a 3.0 V environmental sensor array with a 1.8 V ultra-low-power microcontroller in hearable devices. IC Role / Device Role: Low-voltage bidirectional bridge supporting intermittent wake-up bursts and deep-sleep retention. Use Value: Power-down mode prevents current leakage when VCC is disabled; integrated pull-ups avoid parasitic loading in compact layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0102DCUR | 2-bit, 1.65–5.5 V dual-supply; no integrated pull-ups; requires external 10 kΩ resistors on both sides. | Lacks auto-direction - needs external direction control logic for full-duplex protocols like I²C. | Preferred when design already includes pull-ups or requires tighter AC specs (e.g., 60 Mbps max). |
| PCA9306DCUR | 2-bit, 1.2–3.6 V / 1.8–5.5 V; integrated 10 kΩ pull-ups; but only supports open-drain drivers (no totem-pole mode). | Lower max data rate (2 MHz typical); not suitable for high-speed UART or push-pull-driven buses. | Selected for cost-sensitive I²C-only systems where 400 kHz–1 MHz operation suffices. |
Compared with TXS0102DCUR and PCA9306DCUR, ST2329IQTR uniquely combines auto-direction, integrated pull-ups, and dual-driver support (totem-pole + open-drain) in a sub-2 mm² footprint - making it optimal for space-constrained, multi-protocol mobile interfaces requiring zero-GPIO translation.
Availability
ST2329IQTR is available at Aetrix Electronics and suitable for mobile phone subsystems, I²C sensor networks, and UART-based industrial gateways requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for ST2329IQTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering intelligent power, analog, MEMS, and microcontroller solutions for automotive, industrial, and consumer markets.
The ST2329IQTR belongs to ST's high-speed level translation product line, engineered specifically for low-voltage, multi-rail embedded systems where space, power, and protocol flexibility are critical constraints.
FAQ
What is the maximum allowable voltage difference between VL and VCC?
The datasheet specifies VCC must be greater than VL, with absolute maximum ratings of VL ≤ 4.6 V and VCC ≤ 6.5 V. However, recommended operation requires VCC > VL, and the largest tested combination is VL = 3.6 V and VCC = 5.5 V - a 1.9 V differential. Exceeding this may degrade timing margins or increase leakage.
Can ST2329IQTR translate between 1.2 V and 3.3 V domains?
No. VL minimum is 1.65 V per specification; 1.2 V falls outside the recommended operating conditions and violates the absolute minimum VL rating of –0.3 V to 4.6 V with insufficient headroom for logic thresholds. Use ST6418 or similar 1.1–3.6 V translators for 1.2 V interfaces.
Is the thermal pad of the QFN10 package required to be soldered?
Yes. The exposed thermal pad (Pin 6 is GND; pad is internally connected to GND) must be soldered to a PCB thermal land for electrical stability and thermal dissipation. Omitting this connection risks increased junction temperature, timing skew, and potential ESD susceptibility due to floating ground reference.
Does ST2329IQTR support hot insertion or live swapping between powered domains?
No. While the device enters high-impedance when OE is low or supplies are off, the absolute maximum ratings do not guarantee safe operation during live voltage application. Simultaneous application of VL and VCC is required before enabling OE; staggered power-up may cause latch-up or undefined I/O states per Table 4's VI/O limits.
ST2329IQTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 2
- Voltage - VCCA:
- 1.65 V ~ 3.6 V
- Voltage - VCCB:
- 1.8 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Tri-State
- Data Rate:
- 18Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Auto-Direction Sensing, Power-Off Protection
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-UFQFN
ST2329IQTR FAQ
1.How can I place an order for ST2329IQTR through Aetrix?
Please submit a Request for Quotation (RFQ) for ST2329IQTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST2329IQTR reliable?
The price and inventory of ST2329IQTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST2329IQTR is usually 5 days.
3.What payment methods are accepted for ST2329IQTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST2329IQTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST2329IQTR?
ST2329IQTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST2329IQTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST2329IQTR?
For technical support, including ST2329IQTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST2329IQTR requirements.
6.How does Aetrix verify that ST2329IQTR is sourced from the original manufacturer or authorized distributors?
All ST2329IQTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST2329IQTR meets industry standards.
7.What is the process for return or replacement of ST2329IQTR?
All ST2329IQTR units undergo pre-shipment inspection (PSI). If there is an issue with ST2329IQTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST2329IQTR part is unused and in its original packaging.
Return procedure for ST2329IQTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST2329IQTR Tags
-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.
-
SN74LVC1T45DBVR
Texas Instruments
-
SN74LVC1T45DRLR
Texas Instruments
-
SN74LVC1T45DPKR
Texas Instruments
-
SN74LVC2T45DCTR
Texas Instruments
-
74LVC2T45GT,115
Nexperia USA Inc.
-
SN74LVC1T45YZPR
Texas Instruments
-
LSF0102DCUR
Texas Instruments
-
SN74LVC1T45DCKR
Texas Instruments
-
TXS0102DCTR
Texas Instruments
-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
