STMicroelectronics ST2S06D33PQR
- Part No.:
- ST2S06D33PQR
- Manufacturer:
- STMicroelectronics
- Package:
- 12-VQFN Exposed Pad
- Datasheet:
-
ST2S06D33PQR.pdf
- Description:
- IC REG BUCK 3.3V 800MA DL 12QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,359
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST2S06D33 from STMicroelectronics is a dual synchronous step-down DC-DC converter with reset function, delivering up to 0.5 A per channel, operating at 1.5 MHz fixed-frequency current-mode PWM, featuring 3.3 V fixed output on Channel 1 and 1.2 V adjustable output on Channel 2, and housed in QFN12L (4×4 mm) package for ODD digital core power supply.
For engineers reviewing the ST2S06D33 datasheet, ST2S06D33 pinout, ST2S06D33 application, or ST2S06D33 equivalent, key selection considerations include dual-channel reset timing (52–78 ms delay), input voltage range (4–5.5 V), ±2% output voltage tolerance, thermal shutdown at 130–150 °C, and synchronous rectification with RDS(on) of 150 mΩ (NMOS) and 200 mΩ (PMOS).
Technical Context
The ST2S06D33 implements a constant-frequency current-mode PWM control architecture with internal soft-start ramp generation to limit inrush current and enforce 50–100 µs power-on delay. Its dual-output topology uses separate feedback loops: FB1 tied to fixed 3.3 V output (3.23–3.37 V), FB2 referenced to 1.2 V (784–816 mV), enabling independent regulation and load transient response within ±5% VO.
Reset functionality is triggered by VIN_A rising above 4.55 V (typ.) with hysteresis; delay time varies from 52 ms (min) to 78 ms (max) over temperature. Protection includes cycle-by-cycle current limiting (1–1.2 A), thermal shutdown (130–150 °C), and NMOS/PMOS switch leakage < 0.1 µA at 25 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage (CH1) | Fixed 3.3 V ±2% - ensures stable I/O rail for optical disc drive controllers without external resistor divider. |
| Output Voltage (CH2) | Adjustable 1.2 V ±2% via FB2 - supports low-voltage digital cores requiring precise reference (784–816 mV feedback threshold). |
| Switching Frequency | 1.5 MHz (1.2–1.8 MHz range) - enables use of compact 3.3 µH inductors and 22 µF ceramic capacitors, minimizing board area. |
| Efficiency | 90% typical at 100 mA–0.5 A load - reduces thermal load in space-constrained ODD applications versus linear regulators. |
| Reset Delay Time | 52–78 ms over temperature - provides deterministic power-up sequencing for downstream logic after VIN_A stabilization. |
| RDS(on) (NMOS) | 150 mΩ typ. at 250 mA - lowers conduction loss and improves light-load efficiency in synchronous buck stage. |
| Quiescent Current | 1.2 mA max over temp - maintains low standby power in always-on system management rails. |
Pinout & Package
ST2S06D33 is packaged in QFN12L (4×4 mm, 0.9 mm height), thermally enhanced with exposed pad for junction-to-case thermal resistance of 10 °C/W. Pin numbering follows top-view layout with GND pins distributed across corners (GND1, GND2, GND_A) to minimize ground bounce.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| HV | High-Voltage Programming | Must be floating or grounded; configures internal reference and enables reset function in D version. |
| FB2 | Channel 2 Feedback Input | Accepts 784–816 mV reference to set 1.2 V output; bias current ≤600 nA minimizes divider error. |
| GND2 | Power Ground (CH2) | Dedicated ground return for SW2 switching node; separates high-current paths from analog ground. |
| SW2 | Channel 2 Switch Node | Connects to external inductor; handles peak currents up to 1.2 A with RDS(on) = 150 mΩ (NMOS). |
| VIN_SW | Power Input (Switching Stage) | Supplies both buck stages; accepts 4–5.5 V; requires local 4.7 µF ceramic decoupling. |
| SW1 | Channel 1 Switch Node | Drives CH1 inductor; optimized for 3.3 V fixed output with same RDS(on) and current rating as SW2. |
| GND1 | Power Ground (CH1) | Dedicated return for SW1; paired with GND2 to reduce cross-talk between channels. |
| FB1/OUT1 | Channel 1 Feedback / Output Sense | Direct connection to 3.3 V output; eliminates need for external divider; supports remote sensing. |
| Reset_out | Reset Signal Output | Open-drain active-low signal asserted after 52–78 ms delay when VIN_A exceeds 4.55 V. |
| VIN_A | Analog Supply Input | Powers internal reference, soft-start, and reset circuitry; must rise above 4.55 V to initiate reset sequence. |
| GND_A | Analog Ground | Separate ground for precision analog blocks (reference, FB comparators); routed away from power grounds. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent buck regulators | One fixed 3.3 V channel + one adjustable 1.2 V channel - eliminates need for two discrete converters in ODD SoC power trees. |
| Synchronous rectification | Integrated NMOS/PMOS switches with 150/200 mΩ RDS(on) - achieves >90% efficiency at 0.5 A without external MOSFETs. |
| Reset function with programmable delay | 52–78 ms delay from VIN_A rise to Reset_out assertion - enables reliable power-on sequencing for FPGA or microcontroller cores. |
| Current-mode PWM control | 1.5 MHz switching with cycle-by-cycle current limiting - provides fast transient response (<100 ns rise/fall) and inherent stability with ceramic output caps. |
| Thermal protection | 130–150 °C shutdown with 15 °C hysteresis - prevents latch-up during sustained overload or poor PCB heatsinking. |
Applications
| Optical Disc Drive (ODD) Digital Core Power | Embedded Microcontroller Dual-Rail Supply |
|---|---|
Use Scenario: Powers DSP, servo controller, and interface logic in DVD/Blu-ray drives where thermal density and board space are constrained. IC Role / Device Role / Timing Role: Dual-channel step-down regulator providing isolated 3.3 V I/O and 1.2 V core rails with synchronized reset signaling. Use Value: Replaces linear regulators to cut power dissipation by >70%, enabling fanless ODD designs while meeting JEDEC thermal limits. | Use Scenario: Supplies mixed-signal SoCs in industrial gateways requiring independent, sequenced power domains. IC Role / Device Role / Timing Role: Generates primary 3.3 V rail and secondary 1.2 V core rail with deterministic 52–78 ms reset delay for boot integrity. Use Value: Eliminates external reset IC and two discrete buck converters, reducing BOM count by 5+ components and PCB area by 35%. |
| Low-Power Set-Top Box AV Processor | Portable Media Player Baseband Power |
Use Scenario: Delivers regulated power to video decoder ASICs and HDMI PHYs in energy-efficient STB platforms. IC Role / Device Role / Timing Role: Provides noise-isolated 3.3 V and 1.2 V outputs with low ESR ceramic support to suppress switching ripple below 10 mVpp. Use Value: Achieves >90% efficiency across 20–500 mA loads, extending standby time and reducing heatsink requirements. | Use Scenario: Powers baseband processors and memory interfaces in battery-powered portable media players. IC Role / Device Role / Timing Role: Dual buck regulator with ultra-low quiescent current (1.2 mA) and fast load transient recovery (<100 ns). Use Value: Extends battery life by minimizing no-load power loss and maintaining voltage regulation during burst-mode CPU activity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST2S06A33PQR | Fixed 3.3 V/1.2 V outputs; reset delay 80–85 ms; higher reset threshold (4.5–4.75 V). | Better suited for systems requiring longer reset hold time and tighter VIN_A hysteresis. | Select when deterministic 80+ ms reset delay and higher reset threshold improve system robustness against brown-out. |
| TPS65023RGTR | Triple-output PMIC (3 buck + LDO); 2.25–5.5 V input; 1.5 MHz switching; no integrated reset generator. | Supports more complex power trees but requires external reset supervisor for sequencing. | Choose when additional rails (e.g., 1.8 V, 2.8 V) or integrated LDOs are needed beyond dual buck capability. |
Compared with ST2S06A33PQR, ST2S06D33 offers shorter reset delay (52–78 ms vs. 80–85 ms) and lower reset threshold (4.55 V vs. 4.6 V), improving responsiveness in fast-ramping supplies; versus TPS65023RGTR, it trades rail count and integration for smaller footprint and built-in reset logic-ideal for cost- and space-sensitive dual-rail ODD applications.
Availability
ST2S06D33 is available at Aetrix Electronics and suitable for optical disc drive power management, embedded microcontroller dual-rail supply, and portable media player baseband power requiring stable component supply and long-term lifecycle support.
Supply support for ST2S06D33 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for automotive, industrial, and consumer markets.
The ST2S06 series belongs to ST's high-efficiency DC-DC converter product line, engineered specifically for replacing linear regulators in space-constrained digital core power applications such as optical storage devices and portable multimedia systems.
FAQ
What is the purpose of the HV pin on ST2S06D33?
The HV pin configures internal reference and enables the reset function in ST2S06D33. It must be left floating or tied to GND; connecting to VIN_SW or other voltages may disable reset or cause undefined behavior. This pin distinguishes D-version functionality from A/B variants and is not used for voltage regulation or feedback.
Can ST2S06D33 operate with input voltage below 4 V?
No-ST2S06D33 is specified for 4–5.5 V input only, as confirmed in Table 7 electrical characteristics. Operation below 4 V violates absolute maximum ratings and causes failure to regulate both outputs; the device lacks under-voltage lockout (UVLO) below 4 V and may exhibit erratic reset or oscillation.
How does the reset delay vary with temperature?
Reset delay (tDEL) decreases with rising temperature: 78 ms at −40 °C, 65 ms at 25 °C, and 52 ms at 125 °C, per Figure 18. This inverse relationship results from internal RC timing network drift and must be accounted for in worst-case power-up timing budgets across industrial temperature ranges.
Is external compensation required for ST2S06D33?
No-ST2S06D33 integrates full internal compensation for both channels, eliminating need for external compensation networks. The current-mode PWM architecture with fixed 1.5 MHz frequency ensures stable operation with standard 3.3 µH inductors and 22 µF X5R/X7R ceramic capacitors without loop tuning.
ST2S06D33PQR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 12-VQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 800mA
- Frequency - Switching:
- 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -30°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-QFN (4x4)
ST2S06D33PQR FAQ
1.How can I place an order for ST2S06D33PQR through Aetrix?
Please submit a Request for Quotation (RFQ) for ST2S06D33PQR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST2S06D33PQR reliable?
The price and inventory of ST2S06D33PQR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST2S06D33PQR is usually 5 days.
3.What payment methods are accepted for ST2S06D33PQR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST2S06D33PQR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST2S06D33PQR?
ST2S06D33PQR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST2S06D33PQR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST2S06D33PQR?
For technical support, including ST2S06D33PQR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST2S06D33PQR requirements.
6.How does Aetrix verify that ST2S06D33PQR is sourced from the original manufacturer or authorized distributors?
All ST2S06D33PQR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST2S06D33PQR meets industry standards.
7.What is the process for return or replacement of ST2S06D33PQR?
All ST2S06D33PQR units undergo pre-shipment inspection (PSI). If there is an issue with ST2S06D33PQR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST2S06D33PQR part is unused and in its original packaging.
Return procedure for ST2S06D33PQR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST2S06D33PQR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

