STMicroelectronics ST62T62CM3
- Part No.:
- ST62T62CM3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ST62T62CM3.pdf
- Description:
- IC MCU 8BIT 1.8KB OTP 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,697
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST62T62CM3 from STMicroelectronics is an 8-bit HCMOS microcontroller with integrated 8-bit A/D converter (4 analog inputs), 64 bytes of data EEPROM, 128 bytes of RAM, auto-reload timer, digital watchdog, and safe reset circuitry - designed for automotive sensor interfaces, appliance control panels, and industrial I/O modules operating from 3.0–6.0 V at -40 to +125°C.
For engineers reviewing the ST62T62CM3 datasheet, ST62T62CM3 pinout, ST62T62CM3 application, or ST62T62CM3 equivalent, this device supports direct LED/TRIAC drive (5 I/O lines sinking up to 30 mA), programmable power-saving modes (Run/Wait/Stop), and on-chip oscillator compatibility with quartz, ceramic resonator, or RC network - critical for cost-sensitive embedded control where code flexibility and non-volatile data retention are required.
Technical Context
The ST62T62CM3 implements a Harvard-architecture 8-bit CPU core with 12-bit program counter, six-level hardware stack, and memory-mapped peripheral registers. Its on-chip peripherals include two independent timers: an 8-bit Timer with 7-bit prescaler and an 8-bit Auto-Reload Timer (ARTimer) with dedicated PB6/PB7 pins for input capture and output compare functions.
It features a 4-channel 8-bit successive-approximation ADC with internal reference, configurable I/O ports supporting analog input, interrupt-on-change, open-drain/push-pull output, and internal pull-up selection per pin. Reset management includes Power-on Reset, Low Voltage Detector (LVD), and Oscillator Safe Guard - all enabled via user-programmable option byte.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 8-bit HCMOS Harvard architecture with 12-bit PC and six-level hardware stack |
| Program Memory | 1836-byte OTP ROM - stores firmware and read-only constants; supports look-up table access via 64-byte movable data window |
| Data RAM | 128 bytes - includes 60-byte base RAM plus banked 64-byte pages accessible via DRBR register |
| Data EEPROM | 64 bytes - non-volatile storage for calibration data or configuration settings without external components |
| A/D Converter | 8-bit SAR ADC with 4 selectable analog inputs (PA4, PA5, PC2, PC3) - enables direct sensor signal digitization |
| Timer System | Dual timer: 8-bit general-purpose timer + 8-bit auto-reload timer (ARTimer) with PB6/PB7 dedicated I/O - supports precise periodic interrupts or PWM-like timing |
| I/O Drive Capability | 5 I/O lines (PB0, PB2–PB3, PB6–PB7) sink up to 30 mA - allows direct driving of LEDs or TRIAC gates without external drivers |
| Operating Voltage | 3.0–6.0 V - compatible with 3.3 V and 5 V systems; eliminates need for level-shifting in mixed-voltage designs |
Pinout & Package
ST62T62CM3 is housed in a 16-pin plastic DIP (PDIP16) package with 0.3-inch body width and through-hole mounting. Pin assignments follow STMicroelectronics' standard ST62xx pinout layout for mechanical and thermal compatibility across the family.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Connects to 3.0–6.0 V main supply; decoupling capacitor required near pin for noise immunity |
| VSS | Ground reference | System ground return path; must be low-impedance connection to minimize voltage drop |
| OSCin / OSCout | Crystal/resonator interface | Supports quartz crystal (1–8 MHz), ceramic resonator, or external clock; internal oscillator circuit eliminates external oscillator IC |
| RESET | Active-low reset input | Asynchronous reset assertion halts CPU and initializes registers; internal LVD triggers automatic reset below threshold |
| NMI | Non-maskable interrupt input | Falling-edge sensitive; used for critical fault handling (e.g., overtemperature, safety shutdown) that cannot be disabled by software |
| PA4, PA5 | Port A analog/digital I/O | Configurable as analog inputs for ADC, digital I/O with pull-up, or interrupt-capable inputs - shared with A/D channel 0–1 |
| PB0, PB2, PB3 | Port B high-drive I/O | Each sinks up to 30 mA; suitable for direct LED/TRIAC control; PB2/PB3 reset state configurable via option byte |
| PB6 / ARTIMin | Auto-reload timer input | External event capture input for ARTimer; also functions as general-purpose I/O when ARTimer disabled |
| PB7 / ARTIMout | Auto-reload timer output | Timer output compare or pulse generation pin; also serves as general-purpose I/O when ARTimer inactive |
| PC2, PC3 | Port C analog/digital I/O | Supports analog input for ADC channels 2–3; configurable as interrupt-generating inputs or push-pull outputs |
Key Features
| Feature | Design Value |
|---|---|
| Safe reset architecture | Combines Power-on Reset, Low Voltage Detector, and Oscillator Safe Guard - prevents erratic operation during brown-out or clock failure |
| User-programmable option byte | Enables/disables pull-ups, NMI enable, LVD threshold, and readout protection - configures behavior at power-up without firmware changes |
| On-chip data EEPROM | 64 bytes of endurance-rated non-volatile memory - retains calibration coefficients or user settings across power cycles without external EEPROM |
| Multiple power-saving modes | Run, Wait, and Stop modes reduce current to <1 µA in Stop - extends battery life in portable or energy-harvesting applications |
| Dedicated ARTimer I/O | PB6/PB7 pins hardwired to Auto-Reload Timer - enables precise timing-critical functions (e.g., motor commutation, PWM sync) without software overhead |
| Direct LED/TRIAC drive | 5 I/O lines rated for 30 mA sink - eliminates discrete driver transistors in lighting controls and AC load switching |
Applications
| Automotive Cabin Sensors | Home Appliance Control Panel |
|---|---|
Use Scenario: Monitoring temperature, humidity, and occupancy in vehicle cabin using analog sensors and push-button inputs. IC Role / Device Role / Timing Role: Central controller executing sensor polling, button debouncing, display update, and CAN/LIN message preparation. Use Value: Integrated 8-bit ADC and 64-byte EEPROM store sensor calibration offsets and user preferences across ignition cycles without external components. |
Use Scenario: Managing wash cycle logic, water level sensing, and user interface for front-load washing machines. IC Role / Device Role / Timing Role: Real-time coordinator of motor control signals, solenoid actuation, and LED indicator sequencing. Use Value: Five 30 mA-sink I/O lines directly drive status LEDs and TRIACs for heater/valve control - reducing BOM count and PCB area. |
| Industrial I/O Module | Smart Thermostat Core |
Use Scenario: Digitizing 4–20 mA process signals and controlling relay outputs in factory automation edge nodes. IC Role / Device Role / Timing Role: Signal conditioner and local decision engine performing analog-to-digital conversion and discrete output timing. Use Value: Dual timer system enables simultaneous 100 ms sampling interval (general timer) and 1 s watchdog timeout (ARTimer) - ensuring deterministic response and fail-safe recovery. |
Use Scenario: Regulating HVAC setpoints using thermistor inputs, user buttons, and LCD backlight control. IC Role / Device Role / Timing Role: Low-power environmental manager entering Stop mode between sensor reads and waking on button press or timer expiry. Use Value: Operating range of -40 to +125°C and 3.0–6.0 V supply tolerance allow deployment in unconditioned wall cavities with wide ambient fluctuations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST62T52CM3 | No data EEPROM (0 bytes); identical OTP size, RAM, ADC, and timer peripherals | Suitable where non-volatile parameter storage is handled externally or unnecessary | Select when firmware storage and I/O functionality are primary requirements and EEPROM is not needed |
| ST62E62C | Erasable EPROM version (UV-erasable); same memory map and peripheral set but requires UV eraser for reprogramming | Used in prototyping and low-volume production where frequent firmware iteration is required before final OTP mask | Choose for development phase; ST62T62CM3 is preferred for volume production due to OTP one-time programming simplicity |
Compared with ST62T52CM3, ST62T62CM3 adds 64 bytes of EEPROM for field calibration data retention; compared with ST62E62C, it replaces UV-erasable EPROM with OTP, eliminating UV equipment dependency while maintaining identical runtime behavior and pin compatibility.
Availability
ST62T62CM3 is available at Aetrix Electronics and suitable for automotive cabin control, home appliance UI management, and industrial sensor interface applications requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for ST62T62CM3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, and MEMS sensors for industrial, automotive, and consumer markets.
The ST62xx family delivers cost-optimized 8-bit MCUs targeting low-to-medium complexity embedded control - emphasizing integration of analog peripherals (ADC), non-volatile data storage (EEPROM), and robust reset/safety features for harsh environments.
FAQ
What is the maximum clock frequency supported by ST62T62CM3?
The ST62T62CM3 supports a maximum clock frequency of 8 MHz, achievable using an external quartz crystal, ceramic resonator, or RC network connected to the OSCin/OSCout pins. This frequency defines the upper limit of instruction execution speed and ADC sampling rate, and is validated across the full -40°C to +125°C operating temperature range.
Does ST62T62CM3 include a hardware watchdog timer?
Yes, ST62T62CM3 integrates a digital watchdog timer that must be periodically cleared by firmware to prevent system reset. It operates independently of the main CPU clock and provides fail-safe recovery from software lockups, with timeout duration determined by internal prescaler settings configured at startup.
How is the 64-byte EEPROM accessed in ST62T62CM3?
The 64-byte EEPROM is mapped into the data space and accessed via the Data RAM Bank Register (DRBR) at address E8h. When DRBR bit 0 is set, EEPROM page 0 becomes active; reads/writes use standard MOV instructions to addresses 00h–3Fh in data space, with write cycles requiring proper timing and EECTL register setup per the datasheet.
Can ST62T62CM3 drive LEDs directly without external transistors?
Yes - five I/O lines (PB0, PB2, PB3, PB6, PB7) are rated to sink up to 30 mA each, enabling direct connection of standard LEDs or low-power TRIAC gates. This capability eliminates discrete driver components in applications like status indicators or small AC load switching, reducing bill-of-materials cost and board space.
ST62T62CM3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Series:
- ST6
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Verified
- Core Processor:
- ST6
- Core Size:
- 8-Bit
- Speed:
- 8MHz
- Connectivity:
- -
- Peripherals:
- LVD, POR, WDT
- Number of I/O:
- 9
- Program Memory Size:
- 1.8KB (1.8K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- 64 x 8
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 6V
- Data Converters:
- A/D 4x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
ST62T62CM3 FAQ
1.How can I place an order for ST62T62CM3 through Aetrix?
Please submit a Request for Quotation (RFQ) for ST62T62CM3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST62T62CM3 reliable?
The price and inventory of ST62T62CM3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST62T62CM3 is usually 5 days.
3.What payment methods are accepted for ST62T62CM3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST62T62CM3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST62T62CM3?
ST62T62CM3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST62T62CM3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST62T62CM3?
For technical support, including ST62T62CM3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST62T62CM3 requirements.
6.How does Aetrix verify that ST62T62CM3 is sourced from the original manufacturer or authorized distributors?
All ST62T62CM3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST62T62CM3 meets industry standards.
7.What is the process for return or replacement of ST62T62CM3?
All ST62T62CM3 units undergo pre-shipment inspection (PSI). If there is an issue with ST62T62CM3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST62T62CM3 part is unused and in its original packaging.
Return procedure for ST62T62CM3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST62T62CM3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)