Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Translators, Level Shifters

STMicroelectronics ST6G3238ETBR

Name: ST6G3238ETBR
Brand: STMicroelectronics
SKU: ST6G3238ETBR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ST6G3238ETBR

Manufacturer:: STMicroelectronics

Category:: Translators, Level Shifters

Package:

Datasheet:: ST6G3238ETBR.pdf

Description:: IC TRNSLTR BIDIR 25UTFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,734

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ST6G3238ETBR from STMicroelectronics is a dual-supply CMOS level translator for SD/MiniSD/T-Flash interfaces, supporting bidirectional voltage translation between 1.4–3.6 V A-side (e.g., 1.8 V host) and 1.4–3.6 V B-side (e.g., 3.3 V card), with 4.4 ns typical propagation delay at 85 °C, ±8 kV contact ESD protection on B-side CD/WP pins, and integrated 26 Ω series resistors on A-side I/Os.

For engineers reviewing the ST6G3238ETBR datasheet, ST6G3238ETBR pinout, ST6G3238ETBR application, or ST6G3238ETBR equivalent, this device addresses precise bidirectional level shifting in memory card interface designs where supply domain isolation, ESD robustness, and timing-critical signal integrity are required - especially in portable consumer electronics with mixed-voltage SD host controllers.

Technical Context

The ST6G3238ETBR implements asynchronous bidirectional translation using three independent direction-control inputs (CMD-dir, DAT0-dir, DAT123-dir) to dynamically configure data flow per signal group. Each direction control enables independent A→B or B→A translation without bus contention.

It integrates on-die ESD protection structures including ±8 kV IEC 61000-4-2 contact discharge on B-side CD/WP pins, ±15 kV HBM on all B-side I/Os, and ±2 kV HBM on A-side I/Os (except CD/WP), plus 40 Ω ESD diode series resistors and 70 kΩ pull-up/pull-down networks on B-side control lines.

Key Specifications

Parameter	Value and Actual Design Meaning
tPD (typ)	4.4 ns at TA = 85 °C, VCCA = 1.8 V, VCCB = 2.7 V - ensures sub-5 ns latency for high-speed SD clock and data paths
VCCA range	1.4 V to VCCB - supports A-side operation down to 1.4 V while tracking B-side supply, enabling ultra-low-voltage host interfaces
VCCB range	1.4 V to 3.6 V - accommodates legacy 3.3 V and modern 1.8 V/2.5 V card-side supplies without external regulation
ESD (B-side CD/WP)	±8 kV contact discharge (IEC 61000-4-2) - eliminates need for discrete TVS diodes on critical card-detect and write-protect lines
ICC (max)	5 µA per supply at TA = 85 °C - enables always-on level translation in battery-powered devices with negligible quiescent current impact
fMAX	52 MHz clock/data rate - meets SD Mode 0 (default speed) timing requirements up to 25 MB/s transfer rates
CI/OB (typ)	33 pF - low B-side input/output capacitance preserves signal edge integrity on high-frequency card-side traces

Pinout & Package

ST6G3238ETBR uses a 25-ball µTFBGA package (3.0 × 3.0 mm, 0.5 mm pitch) with 21 functional terminals and 4 NC balls. The package supports fine-pitch PCB layout for space-constrained portable applications and features lead-free ECOPACK® construction compliant with RoHS.

Pin/Terminal	Circuit Role	Design Meaning
CMD-dir	Direction control (A→B or B→A)	Configures command line translation direction; HIGH = A→B, LOW = B→A - decouples host-to-card and card-to-host timing paths
DAT0-dir	Direction control (A→B or B→A)	Independent control for DAT0 line; enables asymmetric read/write configurations without affecting other data lanes
DAT123-dir	Direction control (A→B or B→A)	Shared direction control for DAT1–DAT3; reduces pin count while maintaining full bidirectional flexibility for multi-bit transfers
CLK.h / CLK-f	A-side clock input / feedback output	CLK.h accepts host clock; CLK-f returns phase-aligned feedback to host for delay compensation - critical for setup/hold margin in high-speed SD
CD / WP	Card detect / write protect inputs	B-side inputs with ±8 kV contact ESD protection and internal 100 kΩ pull-ups to VCCA - eliminate external biasing components
VCCA / VCCB	Independent supply rails	VCCA powers A-side logic and I/Os; VCCB powers B-side logic and I/Os - enables true dual-domain isolation and voltage translation

Key Features

Feature	Design Value
Balanced TPLH/TPHL	Minimizes skew-induced timing violations across bidirectional data groups - essential for synchronous SD protocol compliance
Integrated 26 Ω series resistors (A-side)	Reduces ringing and overshoot on fast-switching host-side signals without requiring external termination components
EMI filter + 70 kΩ pull-up/down (B-side)	Suppresses high-frequency noise on card-side lines and ensures defined logic states during hot-plug events or power sequencing
Power-down protection	Prevents back-driving and leakage when either VCCA or VCCB is unpowered - safeguards host and card ICs during partial power loss
Latch-up immunity > 500 mA	Guarantees robustness against transient overvoltage events per JESD17 - critical for field-reliable consumer device deployments

Applications

Smartphone SD Host Interface

Digital Camera Memory Card Slot

Use Scenario: Translating signals between a 1.8 V application processor SD controller and a 3.3 V SD card slot in a slim smartphone form factor.

IC Role / Device Role / Timing Role: Bidirectional level shifter managing CMD, CLK, DAT0–DAT3, CD, and WP with independent direction controls and clock feedback.

Use Value: Enables direct integration of legacy 3.3 V SD cards into ultra-low-power 1.8 V SoC platforms without external ESD protection or termination resistors.

Use Scenario: Interfacing a 2.5 V image sensor SoC with a MiniSD card in a compact digital camera where board space and ESD reliability are critical.

IC Role / Device Role / Timing Role: Voltage translator providing isolated A-side (2.5 V) and B-side (3.3 V) domains with ±8 kV contact ESD on CD/WP pins.

Use Value: Eliminates risk of ESD damage during frequent card insertion/removal while maintaining 52 MHz timing margins for burst photo storage.

Tablet PC T-Flash Expansion

Portable Media Player SDIO Interface

Use Scenario: Supporting T-Flash (microSD) expansion in a tablet running dual-voltage logic, requiring seamless hot-swap detection and write-protection signaling.

IC Role / Device Role / Timing Role: Level translator with integrated 100 kΩ pull-ups on CD/WP pins referenced to VCCA, enabling reliable card presence and lock-state sensing.

Use Value: Removes need for external pull-up resistors and discrete ESD protection, reducing BOM count and PCB area in high-density tablet layouts.

Use Scenario: Enabling SDIO-based Wi-Fi or Bluetooth modules operating at 1.8 V to communicate with a 3.3 V baseband processor in a portable media player.

IC Role / Device Role / Timing Role: Asynchronous bidirectional translator handling CMD/DAT/CLK with dynamic direction control per signal group via dedicated DIR inputs.

Use Value: Supports full SDIO command/response protocols with sub-5 ns propagation delay and balanced TPLH/TPHL - preserving protocol timing integrity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-supply level translation applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TXS0108E	8-channel auto-direction sensing (no DIR pins); higher ICC (20 µA typ); no integrated CD/WP ESD protection	Requires external ESD protection on card-detect lines; unsuitable for SD-specific hot-plug reliability requirements	Select only if direction control simplicity outweighs SD-specific ESD and timing needs
SN74AVC4T245	4-channel, manual DIR control; no integrated ESD beyond HBM; no CD/WP support or pull-ups	Lacks SD-specific features (CLK-f, CD/WP pins, ±8 kV contact ESD); requires full external protection network	Use only in non-SD applications where generic 4-bit translation suffices and ESD is handled externally

Compared with TXS0108E and SN74AVC4T245, the ST6G3238ETBR uniquely combines SD-optimized pinout (CLK-f, CD, WP), ±8 kV contact ESD on critical card-side pins, and sub-5 ns propagation delay - making it the only drop-in solution for production SD/MiniSD/T-Flash host designs requiring certified ESD robustness and protocol-timed signal integrity.

Availability

ST6G3238ETBR is available at Aetrix Electronics and suitable for smartphone SD host interfaces, digital camera memory card slots, tablet T-Flash expansion, and portable media player SDIO interfaces requiring stable component supply and long-term lifecycle support.

Supply support for ST6G3238ETBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.

The ST6G3238E belongs to ST's interface and level translation product line, engineered specifically for SD/MiniSD/T-Flash interoperability in portable electronics - emphasizing ESD-hardened signal integrity, dual-supply flexibility, and minimal external component count.

FAQ

What is the maximum supported data rate for ST6G3238ETBR in SD mode?

The ST6G3238ETBR supports up to 52 MHz clock frequency and 52 Mbps data rate in both directions, meeting the timing requirements of SD Mode 0 (default speed) and enabling reliable 25 MB/s transfers. This is verified across temperature (−40 to +85 °C) and supply ranges (VCCA = 1.4–3.6 V, VCCB = 1.4–3.6 V) per Table 9 in the datasheet.

Does ST6G3238ETBR require external pull-up resistors on CD and WP pins?

No. The ST6G3238ETBR integrates 100 kΩ pull-up resistors on both CD and WP pins referenced to VCCA, as confirmed in Table 3 and Figure 1. These eliminate the need for external biasing components and ensure defined logic states during card insertion or power-up sequences.

Can ST6G3238ETBR operate with VCCA = 1.8 V and VCCB = 3.3 V simultaneously?

Yes. The device is explicitly rated for VCCA = 1.4–3.6 V and VCCB = 1.4–3.6 V, with VCCA required to be ≤ VCCB. Operation at VCCA = 1.8 V and VCCB = 3.3 V is fully supported and validated in AC parameter tables (e.g., tPD = 4.4 ns typ. at VCCA = 1.8 V, VCCB = 2.7 V).

Is the µTFBGA25 package of ST6G3238ETBR RoHS-compliant and lead-free?

Yes. The ST6G3238ETBR in µTFBGA25 packaging is RoHS-compliant and features lead-free second-level interconnect per JEDEC JESD97, as stated in Section 8 ("Package mechanical data") and marked with ST's ECOPACK® designation. The inner box label confirms lead-free status and soldering profile compliance.

ST6G3238ETBR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Translator Type:: Voltage Level

Channel Type:: Bidirectional

Number of Circuits:: 2

Channels per Circuit:: 1, 3

Voltage - VCCA:: 1.4 V ~ 3.6 V

Voltage - VCCB:: 1.4 V ~ 3.6 V

Input Signal:: -

Output Signal:: -

Output Type:: Non-Inverted

Data Rate:: 52Mbps

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Features:: Power-Off Protection

Mounting Type:: Surface Mount

Supplier Device Package:: 25-TFBGA

ST6G3238ETBR FAQ

1.How can I place an order for ST6G3238ETBR through Aetrix?

Please submit a Request for Quotation (RFQ) for ST6G3238ETBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ST6G3238ETBR reliable?

The price and inventory of ST6G3238ETBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST6G3238ETBR is usually 5 days.

3.What payment methods are accepted for ST6G3238ETBR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST6G3238ETBR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ST6G3238ETBR?

ST6G3238ETBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ST6G3238ETBR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ST6G3238ETBR?

For technical support, including ST6G3238ETBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST6G3238ETBR requirements.

6.How does Aetrix verify that ST6G3238ETBR is sourced from the original manufacturer or authorized distributors?

All ST6G3238ETBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST6G3238ETBR meets industry standards.

7.What is the process for return or replacement of ST6G3238ETBR?

All ST6G3238ETBR units undergo pre-shipment inspection (PSI). If there is an issue with ST6G3238ETBR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ST6G3238ETBR part is unused and in its original packaging.

Return procedure for ST6G3238ETBR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…