STMicroelectronics ST8024LACTR
- Part No.:
- ST8024LACTR
- Manufacturer:
- STMicroelectronics
- Category:
- Specialized
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ST8024LACTR.pdf
- Description:
- IC INTERFACE SPECIALIZED 28TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,349
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST8024LACTR from STMicroelectronics is a smartcard interface IC designed for ISO 7816, EMV 4.2, and GSM11.11-compliant systems. It provides regulated 1.8 V ±6.5% card supply (VCC), integrated 26 MHz crystal oscillator, three protected half-duplex I/O lines (C4/C7/C8), thermal/short-circuit protection, and automatic activation/deactivation sequences. It serves as the analog front-end between microcontrollers and Class A/B/C smartcards in pay-TV conditional access systems.
For engineers reviewing the ST8024LACTR datasheet, ST8024LACTR pinout, ST8024LACTR application, or ST8024LACTR equivalent, key selection considerations include VCC regulation accuracy (±6.5% at 1.8 V), step-up converter operation with 4.75–6.5 V VDDP input, 26 MHz internal oscillator, ESD protection (>6 kV on card side), and TSSOP-28 package compatibility with NDS-certified set-top box designs.
Technical Context
The ST8024LACTR implements a fully integrated smartcard power and signal interface with dual-supply architecture: VDD (2.7–6.5 V) powers logic and MCU-side interfaces, while VDDP (4.0–6.5 V) feeds a dedicated step-up converter generating precise VCC outputs (1.8 V, 3 V, or 5 V). Its clock circuitry supports synchronous frequency division (÷1/÷2/÷4/÷8) up to 20 MHz card clock output with glitch-free transitions.
It features hardware-controlled activation via CMDVCC and RSTIN, built-in debounce on card presence inputs (PRES/PRES), non-inverted RST control, and an NMOS open-drain OFF interrupt output with 20 kΩ internal pull-up to VDD. All card-contact pins (I/O, RST, AUX1, AUX2, CLK) include thermal and short-circuit protection plus >6 kV HBM ESD rating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Output | 1.8 V ±6.5% (regulated); supports EMV/ISO 7816 Class C cards with <1.92 V max under 45 mA load |
| VDDP Input Range | 4.0–6.5 V; powers internal step-up converter for VCC generation independent of VDD |
| Oscillator | 26 MHz integrated crystal oscillator; enables precise card clock generation without external timing components |
| Card I/O Protection | Thermal + short-circuit protection on all five card contacts (I/O, RST, AUX1, AUX2, CLK) |
| ESD Rating | >6 kV HBM on card-side pins (I/O, RST, AUX1, AUX2, CLK, PRES); meets MIL-STD-883 Class 3 |
| Supply Supervisor | Internal POR threshold (2.45 V typ.) with 100 mV hysteresis; eliminates need for external reset IC |
| Package | TSSOP-28; 0.65 mm pitch, 4.4 mm × 9.7 mm body; RoHS-compliant, tape-and-reel (2500 pcs/reel) |
Pinout & Package
TSSOP-28 package: 0.65 mm lead pitch, 4.4 mm × 9.7 mm body size, exposed pad not present, moisture sensitivity level MSL3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CLKDIV1) | CLK frequency select (MSB) | Pull-up to VDD; sets ÷1/÷2/÷4/÷8 clock division with CLKDIV2 |
| 2 (CLKDIV2) | CLK frequency select (LSB) | Pull-down to GND; enables synchronous 20 MHz max card clock with glitch-free switching |
| 3 (5V/3V) | VCC selection control | Logic high = 5 V card mode; low = 3 V mode; overridden by 1.8V pin when asserted |
| 4 (PGND) | Step-up converter power ground | Dedicated ground return for VUP generation; must be separated from digital GND to minimize noise |
| 5 (C1+) | Step-up converter capacitor positive | Connects to external flying capacitor (e.g., 1 µF ceramic); critical for VUP stability |
| 6 (VDDP) | Step-up converter input supply | 4.0–6.5 V input; powers VCC generation independently of main VDD rail |
| 7 (C1–) | Step-up converter capacitor negative | Completes charge-pump loop; requires low-ESR ceramic capacitor matching C1+ |
| 8 (VUP) | Step-up converter output | Intermediate voltage feeding VCC regulator; monitored for overload detection (~120 mA) |
| 9 (PRES) | Card presence (active low) | Bonding option; asserts low when card inserted; includes built-in debounce filtering |
| 10 (PRES) | Card presence (active high) | Alternate bonding option; asserts high when card inserted; used with same debounce logic |
| 11 (I/O) | Card data line (C7) | Half-duplex buffered I/O with 11 kΩ pull-up to VCC; handles ISO 7816 T=0/T=1 protocols |
| 12 (AUX2) | Card auxiliary line (C8) | Half-duplex buffered I/O with 11 kΩ pull-up to VCC; supports extended smartcard command sets |
| 13 (AUX1) | Card auxiliary line (C4) | Half-duplex buffered I/O with 11 kΩ pull-up to VCC; used for secondary data or control signals |
| 14 (CGND) | Card signal ground (C5) | Dedicated ground reference for card-side analog signals; isolates card noise from MCU domain |
| 15 (CLK) | Card clock output (C3) | Programmable 20 MHz max clock with controlled slew rate; synchronized to internal oscillator |
| 16 (RST) | Card reset output (C2) | Non-inverted buffered RST driven from RSTIN; meets ISO 7816 timing for cold/warm reset |
| 17 (VCC) | Regulated card supply (C1) | 1.8 V ±6.5% output; decoupled with two 100 nF MLCCs; supports 45 mA continuous load |
| 18 (1.8V) | VCC mode selection | Logic high forces 1.8 V operation regardless of 5V/3V pin state; internal 11 kΩ pull-down to GND |
| 19 (CMDVCC) | Activation trigger (active low) | Hardware-initiated activation sequence start; deactivates automatically on fault or card removal |
| 20 (RSTIN) | MCU reset input | Direct non-inverted feedthrough to RST pin; enables MCU-controlled smartcard reset without software overhead |
| 21 (VDD) | Main supply voltage | 2.7–6.5 V logic supply; powers internal logic, oscillator, and MCU-side interfaces (I/OUC, AUXxUC) |
| 22 (GND) | Digital ground | Reference for VDD, MCU-side I/O, and internal logic; separate from PGND and CGND for noise isolation |
| 23 (OFF) | Interrupt output (active low) | NMOS open-drain output with 20 kΩ internal pull-up to VDD; signals card insertion/removal or faults |
| 24 (XTAL1) | Crystal input / clock input | Accepts 2–26 MHz crystal or external clock; internal oscillator drives all timing functions |
| 25 (XTAL2) | Crystal output | Connected to crystal second terminal; left open when using external clock source |
| 26 (I/OUC) | MCU data I/O line | Buffered MCU-side interface to I/O; 11 kΩ pull-up to VDD; supports bidirectional communication |
| 27 (AUX1UC) | MCU auxiliary input | Non-inverting receiver for AUX1; 11 kΩ pull-up to VDD; isolates card-side noise from MCU |
| 28 (AUX2UC) | MCU auxiliary input | Non-inverting receiver for AUX2; 11 kΩ pull-up to VDD; enables full-duplex auxiliary signaling |
Key Features
| Feature | Design Value |
|---|---|
| Triple protected I/O transceivers | Three half-duplex buffered lines (I/O, AUX1, AUX2) with independent thermal/short-circuit protection per contact |
| Multi-voltage VCC generation | Single IC delivers 1.8 V, 3 V, or 5 V card supply with ±6.5% regulation at 1.8 V and ripple <350 mVP-P |
| Integrated 26 MHz oscillator | Eliminates external crystal and load capacitors; reduces BOM count and PCB area in space-constrained readers |
| Hardware activation/deactivation | Automatic sequences triggered by CMDVCC or faults (short, overtemp, VDD dropout); no firmware intervention required |
| Enhanced card-side ESD | 6 kV HBM protection on all card contacts meets IEC 61000-4-2 Level 4 for robust field deployment |
| Card presence debounce | Built-in hardware filtering on PRES/PRES inputs prevents false insertion/removal detection in noisy environments |
Applications
| Pay TV Conditional Access | EMV Banking Terminals |
|---|---|
|
Use Scenario: Smartcard interface in NDS-certified set-top boxes for decryption and entitlement management. IC Role / Device Role / Timing Role: Analog front-end managing VCC, CLK, RST, and I/O signaling between host SoC and conditional access module. Use Value: Enables 1.8 V smartcard support with <1.92 V tolerance and 45 mA drive capability-required for modern low-power CAMs. |
Use Scenario: Secure payment terminal interfacing with EMV 4.2-compliant credit/debit cards. IC Role / Device Role / Timing Role: ISO 7816-compliant interface providing regulated 3 V/5 V VCC, precise 5 MHz card clock, and fault-safe activation. Use Value: Meets EMV timing requirements (T=0/T=1) with <200 ns I/O propagation delay and filtered overload detection at ~120 mA. |
| Government ID Readers | Secure Access Control Systems |
|
Use Scenario: National eID card reader in border control kiosks requiring high reliability and tamper resistance. IC Role / Device Role / Timing Role: Smartcard interface with thermal protection and automatic deactivation on card removal to prevent unauthorized data exposure. Use Value: Short-circuit protection on all card contacts ensures continued operation during mechanical wear or contact contamination. |
Use Scenario: Physical access badge reader in enterprise facilities supporting multi-application smartcards. IC Role / Device Role / Timing Role: Multi-voltage interface enabling simultaneous support for 1.8 V, 3 V, and 5 V cards via 5V/3V and 1.8V pin configuration. Use Value: Eliminates need for multiple discrete regulators; single ST8024LACTR supports legacy and next-gen credential formats. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smartcard interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST8024LTR | TSSOP-20 package; lacks CLKDIV1/CLKDIV2 pins and XTAL2; no programmable clock division | Supports only fixed-frequency card clocks; unsuitable for systems requiring dynamic clock scaling | Select ST8024LTR only for cost-sensitive, fixed-clock designs where board space is constrained |
| ST8024LCTR | TSSOP-28 package with PORADJ pin instead of 1.8V pin; supports external VDD reset threshold adjustment | Requires external resistor divider for POR tuning; does not support 1.8 V VCC mode | Choose ST8024LCTR when precise power-on reset voltage control is needed and 1.8 V card support is unnecessary |
Compared with ST8024LTR and ST8024LCTR, the ST8024LACTR uniquely combines TSSOP-28 packaging, 1.8 V VCC support, and full clock division capability-making it the only variant qualified for NDS-compliant 1.8 V smartcard systems requiring flexible timing control.
Availability
ST8024LACTR is available at Aetrix Electronics and suitable for pay TV set-top boxes, EMV banking terminals, government ID readers, and secure access control systems requiring stable component supply across long product lifecycles.
Supply support for ST8024LACTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, power management devices, and smartcard solutions for industrial, automotive, and consumer markets.
The ST8024L series was developed specifically for ISO 7816-compliant smartcard readers in broadcast conditional access and financial transaction systems, emphasizing integration, fault resilience, and multi-voltage interoperability.
FAQ
What is the maximum card supply current supported by ST8024LACTR at 1.8 V?
The ST8024LACTR delivers up to 45 mA continuous current at 1.8 V VCC output, with short-circuit protection activating at approximately 120 mA. This meets ISO 7816 Class C requirements and supports modern low-power smartcards used in pay-TV and eID applications.
Can ST8024LACTR generate a 10 MHz card clock with synchronous frequency change?
Yes. Using CLKDIV1 and CLKDIV2 pins, ST8024LACTR divides its 26 MHz internal oscillator to produce 20 MHz, 10 MHz, 5 MHz, or 2.5 MHz card clocks. Frequency changes are synchronous and glitch-free, satisfying EMV and ISO 7816 timing constraints for hot clock reconfiguration.
How does the step-up converter in ST8024LACTR differ from standard charge-pump regulators?
The ST8024LACTR's step-up converter uses a dedicated VDDP input (4.0–6.5 V) and PGND reference to generate VUP, which feeds a precision linear VCC regulator. Unlike basic charge pumps, it includes filtered overload detection (~120 mA), slew-rate control, and ripple suppression (<350 mVP-P) optimized for smartcard power integrity.
Is external crystal loading required when using the internal 26 MHz oscillator?
No. The 26 MHz oscillator is fully integrated with internal capacitors; no external crystal or load capacitors are needed. Pins XTAL1 and XTAL2 are reserved for optional external clock injection-XTAL2 must be left open if internal oscillator is used, per datasheet Figure 2 and Table 9.
ST8024LACTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Smart Card Reader, Writer
- Interface:
- -
- Voltage - Supply:
- 2.7V ~ 6.5V
- Supplier Device Package:
- 28-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
ST8024LACTR FAQ
1.How can I place an order for ST8024LACTR through Aetrix?
Please submit a Request for Quotation (RFQ) for ST8024LACTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST8024LACTR reliable?
The price and inventory of ST8024LACTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST8024LACTR is usually 5 days.
3.What payment methods are accepted for ST8024LACTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST8024LACTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST8024LACTR?
ST8024LACTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST8024LACTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST8024LACTR?
For technical support, including ST8024LACTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST8024LACTR requirements.
6.How does Aetrix verify that ST8024LACTR is sourced from the original manufacturer or authorized distributors?
All ST8024LACTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST8024LACTR meets industry standards.
7.What is the process for return or replacement of ST8024LACTR?
All ST8024LACTR units undergo pre-shipment inspection (PSI). If there is an issue with ST8024LACTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST8024LACTR part is unused and in its original packaging.
Return procedure for ST8024LACTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST8024LACTR Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

