STMicroelectronics ST92F124V1QB
- Part No.:
- ST92F124V1QB
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-QFP
- Datasheet:
-
ST92F124V1QB.pdf
- Description:
- IC MCU 8/16B 128KB FLASH 100PQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,849
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST92F124V1QB from STMicroelectronics is an 8/16-bit single-voltage Flash microcontroller featuring 128 KB Flash, 8 KB RAM, 1 KB emulated EEPROM (E³™), dual CAN 2.0B interfaces, J1850 BLPD decoder, and a 10-bit 16-channel ADC - deployed in automotive body control modules for LIN/CAN gateway functions.
For engineers reviewing the ST92F124V1QB datasheet, ST92F124V1QB pinout, ST92F124V1QB application, or ST92F124V1QB equivalent, key selection criteria include CAN/LIN co-protocol timing support, in-application programming (IAP) capability, PLL-based clock generation (3–5 MHz crystal), 80 I/O pin count, and E³™ data retention under automotive thermal cycling.
Technical Context
This MCU implements a register-oriented 8/16-bit ST9 core with RUN, WFI, SLOW, HALT, and STOP power modes, enabling low-power wake-up via 16 programmable I/O pins. Its memory management unit (MMU) supports 64-Kbyte segment addressing and 16-Kbyte page mapping for flexible code/data partitioning across Flash, RAM, and E³™ spaces.
The peripheral set includes two multifunction timers (MFTs) with input capture/output compare, two extended function timers (EFTs), a watchdog timer (software/hardware-activated), and dual independent CAN 2.0B controllers - all synchronized to a PLL-derived system clock with minimum instruction time of 83 ns at 24 MHz internal operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | ST9 8/16-bit register-oriented CPU with MMU, supporting 64-Kbyte segments and 16-Kbyte pages |
| Flash Memory | 128 KB single-voltage Flash with In-Application Programming (IAP) and sector erase |
| RAM | 8 KB general-purpose RAM plus 224 general-purpose registers usable as accumulators or index pointers |
| E³™ Emulated EEPROM | 1 KB nonvolatile storage with wear-leveling and data retention >10 years at 85°C |
| CAN Interfaces | Two independent CAN 2.0B Active controllers with full message object buffering and error handling |
| ADC | 10-bit SAR ADC with up to 16 robust input channels and low-current coupling for sensor interfacing |
| Operating Voltage | 4.5–5.5 V supply range compatible with automotive battery systems and brown-out detection |
| Max Clock Speed | 24 MHz internal clock (83 ns min instruction time); PLL accepts 3–5 MHz crystal input |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 80 configurable I/O pins, including dedicated CANH/CANL, LIN-BUS, J1850+, J1850−, SPI, I²C, SCI-M, SCI-A, and EFT/MFT timer signal assignments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PB0–PB7 | Port B I/O with alternate functions | Supports CAN1 TX/RX, SCI-M, and MFT1 channel A/B signals; configurable pull-up/down |
| PC0–PC7 | Port C I/O with alternate functions | Supports CAN2 TX/RX, SCI-A, LIN-BUS, and EFT1 channel A/B; includes wake-up capability |
| PD0–PD7 | Port D I/O with alternate functions | Supports SPI, I²C, ADC inputs, and external memory interface (EXTMI) signals |
| PE0–PE7 | Port E I/O with alternate functions | Supports J1850 BLPD decoding (J1850+, J1850−), timer input capture, and reset/wake-up control |
| VDD, VSS | Power supply terminals | Dual VDD/VSS pairs per quadrant ensure stable operation under high-noise automotive transients |
Key Features
| Feature | Design Value |
|---|---|
| Dual CAN 2.0B interfaces | Independent message buffers, hardware filtering, and bus-off recovery for redundant vehicle networks |
| J1850 BLPD decoder | Hardware-level Byte Level Protocol Decoder compliant with SAE J1850 PWM/VPW standards for legacy diagnostics |
| E³™ emulated EEPROM | 1 KB of wear-leveled, flash-based nonvolatile storage with guaranteed 100K write cycles and automatic background update |
| Multi-level interrupt handler | Up to 16 wake-up capable I/O pins with priority arbitration across 7 nested levels and dynamic reconfiguration |
| Extended Function Timers (EFT) | Two 16-bit EFTs with prescaler, dual input capture, dual output compare, and DMA-triggered reload |
| Low-power operating modes | RUN, WFI, SLOW, HALT, STOP - with sub-μA STOP current and fast wake-up (<4 μs) from any I/O pin |
Applications
| Body Control Module (BCM) | Door Module Gateway |
|---|---|
Use Scenario: Centralized control of lighting, window lift, mirror adjustment, and door lock actuation in mid-tier passenger vehicles. IC Role / Device Role / Timing Role: Primary MCU executing LIN slave protocol on multiple nodes while managing CAN-based communication with instrument cluster and gateway ECU. Use Value: Dual CAN + LIN + J1850 enables seamless integration of legacy and modern vehicle networks without external protocol translators. |
Use Scenario: Distributed door electronics coordinating window motor control, anti-pinch sensing, and keyless entry RF interface. IC Role / Device Role / Timing Role: Real-time sensor acquisition (ADC), PWM motor drive (via MFT outputs), and LIN master-to-slave command dispatch. Use Value: 16-channel ADC with robust input coupling and MFT output compare resolution support precise motor position feedback and soft-start profiles. |
| Roof Module Controller | Seat Control Unit |
Use Scenario: Sunroof, panoramic roof, and interior ambient lighting control with tilt/slide position feedback and fade timing. IC Role / Device Role / Timing Role: Timer-driven PWM generation (MFT/EFT), analog sensor reading (sunlight, temperature), and CAN status reporting. Use Value: Two independent MFTs allow concurrent PWM dimming (RGB LEDs) and motor speed control with synchronized dead-time insertion. |
Use Scenario: Power seat positioning with multi-axis motor control, memory preset recall, and occupant detection via capacitive sensing. IC Role / Device Role / Timing Role: High-resolution input capture (EFT) for potentiometer feedback, CAN message routing, and E³™ storage of user presets. Use Value: E³™ provides reliable nonvolatile storage for seat position maps without requiring external EEPROM or battery backup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST92F150CV1 | 160 KB Flash, same core/peripherals but higher Flash density and identical LQFP100 package | Preferred for designs requiring larger firmware image size or future OTA update headroom | Select when firmware growth beyond 128 KB is anticipated; pin-compatible with no layout change |
| NXP SPC560B50L3 | 32-bit Power Architecture core, single CAN, no J1850 or E³™; requires external EEPROM | Targeted at newer CAN-only platforms with higher compute needs but less legacy protocol support | Choose only if migrating from ST9 legacy to scalable 32-bit platform; not drop-in compatible |
Compared with ST92F124V1QB, ST92F150CV1 offers expanded Flash without altering pinout or peripheral configuration, whereas SPC560B50L3 sacrifices J1850 and emulated EEPROM for raw performance - making it unsuitable for mixed-protocol automotive gateways requiring backward compatibility.
Availability
ST92F124V1QB is available at Aetrix Electronics and suitable for automotive body electronics, door module gateways, roof controllers, and seat control units requiring stable component supply across extended production lifecycles.
Supply support for ST92F124V1QB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with broad manufacturing and quality certifications (AEC-Q100, ISO/TS 16949).
The ST92F family was designed specifically for cost-sensitive, high-reliability automotive body electronics requiring mixed-protocol connectivity (CAN, LIN, J1850), integrated nonvolatile storage, and robust operation across -40°C to +125°C.
FAQ
Does ST92F124V1QB support CAN FD?
No. ST92F124V1QB implements CAN 2.0B only, with bit rates up to 1 Mbps and standard 11-bit identifier support. It lacks CAN FD features such as variable data length, CRC enhancements, and bit rate switching. For CAN FD migration paths, ST recommends the SPC58x or STM32G4 series.
What is the endurance rating of the E³™ emulated EEPROM?
The E³™ block is rated for 100,000 write/erase cycles with data retention exceeding 10 years at +85°C ambient. Wear leveling is handled transparently by firmware routines included in ST's standard library, and no user intervention is required for longevity management.
Can ST92F124V1QB operate without an external crystal?
Yes. The device supports internal RC oscillator startup and can run from its internal clock source at reduced accuracy (±2% over temperature). However, CAN, LIN, and J1850 compliance require the PLL driven by a 3–5 MHz crystal for timing precision - making external crystal mandatory in production automotive implementations.
Is there hardware support for LIN 2.1 or later versions?
ST92F124V1QB supports LIN 1.3 and 2.0 via its asynchronous SCI-A interface with 13-bit LIN Synch Break generation. It does not implement LIN 2.1+ features like slave node position detection (SNPD) or auto baud rate detection in hardware - those require firmware-level implementation using timer capture and GPIO monitoring.
ST92F124V1QB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-QFP
- Series:
- ST9
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ST9
- Core Size:
- 8/16-Bit
- Speed:
- 24MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 77
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 1K x 8
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- A/D 16x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
ST92F124V1QB FAQ
1.How can I place an order for ST92F124V1QB through Aetrix?
Please submit a Request for Quotation (RFQ) for ST92F124V1QB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST92F124V1QB reliable?
The price and inventory of ST92F124V1QB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST92F124V1QB is usually 5 days.
3.What payment methods are accepted for ST92F124V1QB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST92F124V1QB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST92F124V1QB?
ST92F124V1QB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST92F124V1QB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST92F124V1QB?
For technical support, including ST92F124V1QB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST92F124V1QB requirements.
6.How does Aetrix verify that ST92F124V1QB is sourced from the original manufacturer or authorized distributors?
All ST92F124V1QB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST92F124V1QB meets industry standards.
7.What is the process for return or replacement of ST92F124V1QB?
All ST92F124V1QB units undergo pre-shipment inspection (PSI). If there is an issue with ST92F124V1QB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST92F124V1QB part is unused and in its original packaging.
Return procedure for ST92F124V1QB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST92F124V1QB Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
