STMicroelectronics STEF033APUR
- Part No.:
- STEF033APUR
- Manufacturer:
- STMicroelectronics
- Category:
- Current Regulation/Management
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
STEF033APUR.pdf
- Description:
- IC ELECTRONIC FUSE 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,950
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STEF033APUR from STMicroelectronics is a latching/auto-retry electronic fuse optimized for 3.3 V rail protection in high-reliability storage systems. It delivers 3.6 A continuous current (DFN package), features 40 mΩ typical RDS(on), 4.5 V output clamping, undervoltage lockout at 2.35 V, and thermal latch at 160 °C. Used in SSDs and HDD arrays to prevent overcurrent, short-circuit, and overvoltage damage during hot-plug or fault events.
For engineers reviewing the STEF033APUR datasheet, STEF033APUR pinout, STEF033APUR application, or STEF033APUR equivalent, this page provides verified functional identity, DFN10 package mapping, validated Enable/Fault bidirectional signaling, confirmed soft-start ramp control via dv/dt pin, and real-world current-limiting behavior under ISHORT and ILIM conditions.
Technical Context
The STEF033APUR integrates an N-channel power MOSFET with precision current-sensing architecture using an internal Sense FET and external RLIMIT resistor to set dual-level current protection: 1.35 A short-circuit limit and 2.5 A overload trip point. Its thermal shutdown circuit triggers at 160 °C and-unlike the latching STEF033PUR-automatically retries after die temperature falls below hysteresis (25 °C).
It implements controlled turn-on via internal dv/dt circuitry (1.4 ms default ramp time) and supports user-adjustable slew rate using an external capacitor on the dv/dt pin. The tri-state Enable/Fault pin operates as both input (enable/disable) and open-drain status indicator, sinking intermediate voltage (0.8–1.4 V) during thermal fault to signal host monitoring circuits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous Current | 3.6 A (DFN10 package): Sustains full-rated load without derating at TJ ≤ 125 °C. |
| RDS(on) | 40 mΩ typ. (DFN): Minimizes power loss (I²R = 520 mW at 3.6 A) and self-heating during normal operation. |
| Output Clamp Voltage | 4.5 V typ.: Limits downstream IC stress during input overvoltage (e.g., 6 V surge), protecting 3.3 V logic rails. |
| UVLO Threshold | 2.35 V typ.: Prevents erratic turn-on during brown-out; ensures stable eFuse activation only above safe 3.3 V rail margin. |
| Thermal Latch Temp | 160 °C typ.: Triggers irreversible shutdown before silicon degradation; auto-retry resumes only after die cools ≥25 °C below latch point. |
| Delay Time | 500 µs typ.: Guarantees internal control circuit stabilization before VOUT ramp begins, avoiding false enable transients. |
| dv/dt Ramp Time | 1.4 ms typ. (no external cap): Controls inrush current to <1.5 A during hot-plug, reducing stress on upstream capacitors and PCB traces. |
Pinout & Package
STEF033APUR is housed in a thermally enhanced DFN10 (3 × 3 mm) package with exposed VCC pad (B1–B3) and 10-pin top-side layout. Pin 1–5 are paralleled VOUT/Source terminals for low-inductance, high-current output routing; pins 6–10 provide discrete control and sensing functions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1,2,3,4,5 (C1–C3) | VOUT/Source | Parallel source terminals of internal N-MOSFET; connect directly to protected 3.3 V load rail and output decoupling caps. |
| 6 | N.C. | No internal connection; must remain unconnected per datasheet. |
| 7 (A1) | I-Lim+ | Current limit reference node; connects externally to RLIMIT to set ISHORT and ILIM thresholds (24 Ω → 1.35 A / 2.5 A). |
| 8 (A2) | En/Fault | Tri-state bidirectional interface: floating = enable; pulled low = disable; intermediate voltage = thermal fault alert. |
| 9 | dv/dt | Soft-start timing node; connects to GND via optional capacitor (0–1 nF) to extend VOUT ramp from 1.4 ms to 16 ms. |
| 10 (A3) | GND | Power ground return; ties to PCB ground plane under exposed pad for thermal conduction. |
| B1,B2,B3 (Exposed Pad) | VCC | Main input supply connection; requires low-impedance routing to 3.3 V source and thermal pad soldering for RthJA = 70 °C/W. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-retry thermal protection | Resets automatically after die cools ≥25 °C below 160 °C latch point-enables unattended recovery in SSD backplanes without manual reset. |
| User-programmable dv/dt ramp | External capacitor (0–1 nF) on dv/dt pin scales VOUT rise time from 1.4 ms to 16 ms, matching inrush limits of downstream regulators and capacitors. |
| Dual-level current limiting | Separate 1.35 A short-circuit and 2.5 A overload trip points allow precise coordination with system-level fusing and avoid nuisance trips during transient surges. |
| Integrated output voltage clamp | Clamps VOUT to 4.5 V during input overvoltage (e.g., 6 V), eliminating need for external TVS diodes on protected 3.3 V rails. |
| Enable/Fault status signaling | Single pin provides both control (enable/disable) and diagnostics (intermediate voltage = thermal fault), reducing BOM count and PCB routing complexity. |
Applications
| Solid State Drive (SSD) Power Rail Protection | Hard Disk Drive (HDD) Actuator Circuit |
|---|---|
|
Use Scenario: Protects NAND flash controller and DRAM buffer power rails in enterprise SSDs during hot-swap insertion or transient overvoltage events. IC Role / Device Role / Timing Role: Series-connected eFuse providing current limiting, voltage clamping, and thermal shutdown with auto-retry to maintain uptime during thermal excursions. Use Value: Eliminates mechanical fuse replacement in field-deployed SSDs and prevents catastrophic failure from sustained short-circuits on PCIe/NVMe power domains. |
Use Scenario: Safeguards voice coil motor (VCM) driver circuitry in 2.5"/3.5" HDDs against overcurrent during head seek operations or mechanical jam. IC Role / Device Role / Timing Role: High-speed current limiter with 500 µs delay and 1.4 ms soft-start, ensuring clean power delivery without disrupting servo loop timing. Use Value: Prevents burnout of VCM drivers during stall conditions while maintaining compatibility with legacy HDD power sequencing requirements. |
| HDD/SSD Array Backplane | Optical Drive (DVD/Blu-ray) Spindle Motor Control |
|
Use Scenario: Provides individual rail protection for multiple drives in JBOD or RAID enclosures, isolating faults to single drive without cascading shutdown. IC Role / Device Role / Timing Role: Fault-isolating eFuse with Enable/Fault pin daisy-chaining capability to trigger simultaneous shutdown across all drives during shared thermal event. Use Value: Enables scalable, modular storage architectures with deterministic fault containment and no single-point-of-failure in multi-drive power distribution. |
Use Scenario: Secures spindle motor power path in consumer optical drives during disc loading/unloading, where inrush and stall currents exceed nominal ratings. IC Role / Device Role / Timing Role: Fast-acting current limiter with 1.35 A short-circuit threshold and 2.5 A overload trip, coordinated with motor driver enable timing. Use Value: Replaces bulky PTC thermistors with precise, repeatable protection that maintains consistent torque response and avoids thermal drift over product lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar electronic fuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STEF033PUR | Latching version (no auto-retry); identical RDS(on), current limits, and package; differs only in thermal recovery behavior. | Requires manual reset (VCC cycle or EN pin toggle) after thermal fault-suitable for systems with host MCU supervision. | Select when deterministic fault isolation is prioritized over autonomous recovery; ideal for industrial controllers with watchdog supervision. |
| TCKE805M0L | Lower continuous current (2.5 A), higher RDS(on) (65 mΩ), no dv/dt pin or voltage clamp; uses different current-sense architecture. | Lacks output clamping and programmable soft-start-requires external TVS and RC networks for equivalent protection coverage. | Choose only if board space constraints preclude DFN10 footprint and system-level design accommodates added discrete components. |
Compared with STEF033APUR, STEF033PUR offers identical protection specs but mandates external reset after thermal fault, while TCKE805M0L sacrifices clamping, soft-start, and current rating to fit smaller packages-making STEF033APUR optimal for compact, self-recovering 3.3 V storage power rails.
Availability
STEF033APUR is available at Aetrix Electronics and suitable for solid state drives, hard disk drive arrays, and optical disc drive power management requiring stable component supply, long-term lifecycle support, and automotive-grade reliability validation.
Supply support for STEF033APUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.
The STEF series targets high-density storage and computing platforms, delivering integrated eFuse functionality with precision current limiting, thermal resilience, and system-level fault signaling to replace discrete protection circuits.
FAQ
What is the function of the dv/dt pin on STEF033APUR?
The dv/dt pin controls the output voltage ramp-up time during turn-on. With no external capacitor, it provides a fixed 1.4 ms rise time (10% to 90% of VOUT). Adding a capacitor (0–1 nF) between dv/dt and GND extends this to up to 16 ms, enabling inrush current control for sensitive downstream loads like LDOs or large bulk capacitors.
How does the Enable/Fault pin behave during thermal shutdown?
During thermal shutdown, the Enable/Fault pin transitions from high-impedance (normal operation) or low (disabled state) to a defined intermediate voltage range of 0.8–1.4 V. This level is detectable by standard GPIO inputs and can be used to trigger host MCU interrupts or daisy-chain to other STEF devices for synchronized fault response.
Can STEF033APUR replace a mechanical fuse in HDD applications?
Yes-STEF033APUR replaces mechanical fuses with superior performance: it provides repeatable, non-degrading current limiting (3.6 A continuous), fast short-circuit response (<500 µs), and auto-retry recovery without physical replacement. Its 40 mΩ RDS(on) also minimizes voltage drop versus typical fuse resistance, preserving 3.3 V rail integrity under load.
What is the difference between STEF033APUR and STEF033PUR?
Both share identical electrical specs and DFN10 packaging, but STEF033APUR features auto-retry thermal protection (resets automatically after cooling), whereas STEF033PUR latches off permanently until VCC is cycled or the Enable pin is toggled. This makes STEF033APUR ideal for unattended storage systems, while STEF033PUR suits supervised industrial controllers.
STEF033APUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- -
- Voltage - Input:
- 3.1V ~ 8V
- Current - Output:
- 3.6A
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
STEF033APUR FAQ
1.How can I place an order for STEF033APUR through Aetrix?
Please submit a Request for Quotation (RFQ) for STEF033APUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STEF033APUR reliable?
The price and inventory of STEF033APUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STEF033APUR is usually 5 days.
3.What payment methods are accepted for STEF033APUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STEF033APUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STEF033APUR?
STEF033APUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STEF033APUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STEF033APUR?
For technical support, including STEF033APUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STEF033APUR requirements.
6.How does Aetrix verify that STEF033APUR is sourced from the original manufacturer or authorized distributors?
All STEF033APUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STEF033APUR meets industry standards.
7.What is the process for return or replacement of STEF033APUR?
All STEF033APUR units undergo pre-shipment inspection (PSI). If there is an issue with STEF033APUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STEF033APUR part is unused and in its original packaging.
Return procedure for STEF033APUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STEF033APUR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

